ModelSim simulates behavioral, RTL, and gate-level code, delivering increased design quality and debug productivity with platform-independent compilation. Single kernel simulator technology enables transparent mixing of VHDL and Verilog in one design. ModelSim packs an unprecedented level of verification capabilities into a cost-effective HDL simulator and is ideally suited for the verification of small and medium-sized FPGA designs, especially designs with complex, mission