EVALUATION KIT AVAILABLE

MAX98306 Stereo 3.7W Class D Amplifier

General Description Features

The MAX98306 stereo 3.7W Class D amplifier provides ●● Output Power 3.7W at 3Ω, 10% THD, 1.7W at 8Ω,
Class AB audio performance with Class D efficiency. 10% THD, with 5V Supply
This device offers five selectable gain settings (6dB, 9dB, ●● Passes EMI Limit Unfiltered with Up to 12in of
12dB, 15dB, and 18dB) set by a single gain-select input Speaker Cable
(GAIN).
●● High 83dB PSRR at 217Hz
Active emissions limiting, edge-rate, and overshoot control
circuitry combined with a filterless spread-spectrum modu- ●● Spread-Spectrum Modulation and Active
lation scheme (SSM) provide excellent EMI performance Emissions Limiting
while eliminating the need for output filtering found in tradi- ●● Five Pin-Selectable Gains
tional Class D devices. These features reduce application ●● Excellent Click-and-Pop Suppression
component count.
●● Thermal and Overcurrent Protection
The IC’s 2.0mA quiescent current with a 3.7V supply
●● Low-Current Shutdown Mode
extends battery life in portable applications.
●● Space-Saving, 3mm x 3mm x 0.75mm,
The IC is available in a 14-pin TDFN (3mm x 3mm x
14-Pin TDFN
0.75mm) package specified over the extended -40°C to
+85°C temperature range.
Ordering Information
Applications PIN- TOP
PART TEMP RANGE
●● Smartphones ●● MP3 Players PACKAGE MARK
●● Tablets ●● Portable Audio Players MAX98306ETD+ -40°C to +85°C 14 TDFN +AEV
●● Cellular Phones ●● VoIP Phones
+Denotes a lead(Pb)-free/RoHS-compliant package.
●● Accessory Speakers

Typical Application Circuit

+2.6V TO +5.5V

0.1µF 10µF

1µF PVDD
INL+ OUTL+

1µF
INL- OUTL-

PVDD
GAIN GAIN
CONTROL

1µF
INR+ OUTR+

1µF
INR- OUTR-

PVDD MAX98306
SHDN
PGND

19-5919; Rev 2; 12/17

MAX98306 Stereo 3.7W Class D Amplifier

Absolute Maximum Ratings

Voltage Duration of Short Circuit
PVDD to PGND....................................................-0.3V to +6V OUTL+, OUTR+, OUTL-,
OUTL+, OUTR+, OUTL-, OUTR- OUTR- to PGND or PVDD........................................Continuous
to PGND......................................... -0.3V to (VPVDD + 0.3V) OUTL+ to OUTL- or OUTR+ to OUTR-..................Continuous
All Other Pins to PGND........................................-0.3V to +6V Continuous Power Dissipation for a MultiLayer Board (TA = +70°C)
Current TDFN (deration 24.4mW/°C above +70°C).............1951.2mW
Continuous Current Into/Out of PVDD, PGND, Junction Temperature ......................................................+150°C
OUTL+, OUTR+, OUTL-, OUTR-.............................±800mA Operating Temperature Range ........................... -40°C to +85°C
Continuous Input Current (all other pins)......................±20mA Storage Temperature Range ............................ -65°C to +150°C
Lead Temperature (10s, soldering) ................................. +300°C
Soldering Temperature (reflow)........................................+260°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.

Package Thermal Characteristics (Note 1)

Junction-to-Ambient Thermal Resistance (θJA)...............41°C/W
Junction-to-Case Thermal Resistance (θJC)......................8°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer
board. For detailed information on package thermal considerations, refer to [Link]/thermal-tutorial.

Electrical Characteristics
(VPVDD = VSHDN = 3.7V, VPGND = 0V, AV = 12dB (GAIN = PVDD), RL = ∞, RL connected between OUT_+ to OUT_-, 20Hz to 22kHz
AC measurement bandwidth, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 2)

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

GENERAL
Supply Voltage Range VPVDD Guaranteed by PSRR test 2.6 5.5 V
Undervoltage Lockout UVLO 1.8 2.3 V
VPVDD = 3.7V 2 2.7
Quiescent Supply Current IPVDD mA
VPVDD = 5.0V 2.6
Shutdown Supply Current ISHDN VSHDN = 0, TA = +25°C <1 10 µA
Turn On Time tON 3.2 10 ms
Bias Voltage VBIAS 1.62 VPVDD/2 2.15 V
GAIN = PGND 17.5 18 18.5
GAIN = 100kΩ to PGND 14.5 15 15.5
Voltage Gain AV GAIN = PVDD 11.5 12 12.5 dB
GAIN = 100kΩ to PVDD 8.5 9 9.5
GAIN = unconnected 5.5 6 6.5
Channel-to-Channel Gain
0.1 %
Tracking
AV = 18dB (GAIN = PGND) 22 33
AV = 15Db (GAIN = 100kΩ to PGND) 31 46
Input Resistance RIN AV = 12dB (GAIN = PVDD) 44 65 kΩ
AV = 9dB (GAIN = 100kΩ to PVDD) 62 93
AV = 6dB (GAIN = unconnected) 89 131
Common-Mode Rejection Ratio CMRR fIN = 1kHz, input referred 79 dB
Output Offset Voltage VOS TA = +25°C (Note 3) ±1 ±3 mV

[Link] Maxim Integrated │ 2

MAX98306 Stereo 3.7W Class D Amplifier

Electrical Characteristics (continued)

(VPVDD = VSHDN = 3.7V, VPGND = 0V, AV = 12dB (GAIN = PVDD), RL = ∞, RL connected between OUT_+ to OUT_-, 20Hz to 22kHz
AC measurement bandwidth, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 2)

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

Peak voltage, TA = +25°C Into shutdown -79
Click-and-Pop Level KCP A-weighted, 32 samples dBV
Out of shutdown -73
per second (Notes 3, 4)
VPVDD = 2.6V to 5.5V,
70 95
TA = +25°C
f = 217Hz, 200mVP-P
83
TA = +25°C ripple
Power-Supply Rejection Ratio PSRR dB
(Note 3) f = 1kHz, 200mVP-P
83
ripple
f = 10kHz, 200mVP-P
77
ripple
ZSPK = 3Ω + 22µH,
3.7
VPVDD = 5.0V
ZSPK = 4Ω + 33µH,
3
VPVDD = 5.0V
THD+N = 10%
ZSPK = 8Ω + 68µH,
1.7
VPVDD = 5.0V
ZSPK = 8Ω + 68µH,
0.9
VPVDD = 3.7V
Output Power POUT W
ZSPK = 3Ω + 22µH,
2.9
VPVDD = 5.0V
ZSPK = 4Ω + 33µH,
2.4
VPVDD = 5.0V
THD+N = 1%
ZSPK = 8Ω +68µH
1.4
VPVDD = 5.0V
ZSPK = 8Ω +68µH
0.75
VPVDD = 3.7V
ZSPK = 3Ω +22µH,
POUT = 1.6W, 0.05
PVDD = 5.0V
ZSPK = 4Ω +33µH,
POUT = 650mW, 0.05 0.75
Total Harmonic Distortion Plus fIN = 1kHz PVDD = 3.7V
THD+N %
Noise TA = +25°C ZSPK = 4Ω +33µH,
POUT = 1.3W, 0.04
VPVDD = 5.0V
ZSPK = 8Ω +68µH,
POUT = 725mW, 0.03
PVDD = 5.0V
Output Noise A-weighted (Note 3) 29 µVRMS

[Link] Maxim Integrated │ 3

MAX98306 Stereo 3.7W Class D Amplifier

Electrical Characteristics (continued)

(VPVDD = VSHDN = 3.7V, VPGND = 0V, AV = 12dB (GAIN = PVDD), RL = ∞, RL connected between OUT_+ to OUT_-, 20Hz to 22kHz
AC measurement bandwidth, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 2)

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

Signal-to-Noise Ratio SNR ZSPK = 8Ω +68µH, POUT at 1% THD+N 99 dB
Efficiency ɳ ZSPK = 8Ω +68µH, POUT = 1.4W, f = 1kHz 92 %
Oscillator Frequency fOSC 160 320 540 kHz
Spread-Spectrum Bandwidth 20 kHz
Current Limit TA = +25°C 3 A
Thermal-Shutdown Level +150 °C
Thermal Hysteresis 20 °C
DIGITAL INPUT (SHDN)
Input-Voltage High VIH 1.4 V
Input-Voltage Low VIL 0.4 V
Input Leakage Current TA = +25°C, SHDN = 0 ±1 µA
Note 2: This device is 100% production tested at TA = +25°C. All temperature limits are guaranteed by design.
Note 3: Amplifier inputs AC-coupled to ground.
Note 4: Specified at room temperature with an 8Ω resistive load in series with a 68µH inductive load.

Typical Operating Characteristics

(VPVDD = VSHDN = 5.0V, VPGND = 0V, AV = 12dB, RL = ∞, RL connected between OUT_+ to OUT_-, 20Hz to 22kHz AC measurement
bandwidth, TA = +25°C, unless otherwise noted.)

THD+N vs. OUTPUT POWER THD+N vs. OUTPUT POWER THD+N vs. OUTPUT POWER
100 100 100
MAX98306 toc01

MAX98306 toc02

MAX98306 toc03
VPVDD = 3.7V VPVDD = 5V VPVDD = 5V
ZLOAD = 8Ω + 68µH ZLOAD = 8Ω + 68µH ZLOAD = 4Ω + 33µH
10 10 10

f = 6kHz f = 6kHz f = 6kHz

1 1 1
THD+N (%)

THD+N (%)

THD+N (%)

f = 1kHz f = 1kHz
0.1 0.1 0.1

0.01 0.01 0.01

f = 1kHz f = 100kHz
f = 100kHz f = 100kHz
0.001 0.001 0.001
0 0.25 0.50 0.75 1.00 0 0.25 0.50 0.75 1.00 1.25 1.50 1.75 2.00 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5
OUTPUT POWER (W) OUTPUT POWER (W) OUTPUT POWER (W)

[Link] Maxim Integrated │ 4

MAX98306 Stereo 3.7W Class D Amplifier

Typical Operating Characteristics (continued)

(VPVDD = VSHDN = 5.0V, VPGND = 0V, AV = 12dB, RL = ∞, RL connected between OUT_+ to OUT_-, 20Hz to 22kHz AC measurement
bandwidth, TA = +25°C, unless otherwise noted.)

THD+N vs. OUTPUT POWER THD+N vs. FREQUENCY THD+N vs. FREQUENCY
100 10 10
MAX98306 toc04

MAX98306 toc05

MAX98306 toc06
VPVDD = 5V VPVDD = 3.7V VPVDD = 5V
ZLOAD = 3Ω + 22µH ZLOAD = 8Ω + 68µH ZLOAD = 8Ω + 68µH
10
1 1
f = 6kHz
1
THD+N (%)

THD+N (%)

THD+N (%)
700mW
0.1 0.1 1.3W
0.1
200mW
0.01 0.01 200mW
0.01
f = 1kHz f = 100kHz

0.001 0.001 0.001

0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 10 100 1k 10k 100k 10 100 1k 10k 100k
OUTPUT POWER (W) FREQUENCY (Hz) FREQUENCY (Hz)

THD+N vs. FREQUENCY THD+N vs. FREQUENCY OUTPUT POWER vs. LOAD RESISTANCE
10 10 2.0

MAX98306 toc09
MAX98306 toc07

MAX98306 toc08

VPVDD = 5V VPVDD = 5V VPVDD = 3.7V

ZLOAD = 4Ω + 33µH ZLOAD = 3Ω + 22µH 1.8 f = 1kHz
1.6
1 1
OUTPUT POWER (W)

1.4
1.2
THD+N (%)

THD+N (%)

2.5W
2W
0.1 0.1 1.0
THD+N = 10%
0.8

200mW 500mW 0.6

0.01 0.01 THD+N = 1%
0.4
0.2
0.001 0.001 0
10 100 1k 10k 100k 10 100 1k 10k 100k 1 10 100 1000
FREQUENCY (Hz) FREQUENCY (Hz) RLOAD (Ω)

OUTPUT POWER vs. LOAD RESISTANCE OUTPUT POWER vs. SUPPLY VOLTAGE OUTPUT POWER vs. SUPPLY VOLTAGE
4.0 2.5 4.0
MAX98306 toc10

MAX98306 toc11

MAX98306 toc12

VPVDD = 5V f = 1kHz f = 1kHz

3.5 f = 1kHz ZLOAD = 8Ω + 68µH 3.5 ZLOAD = 4Ω + 33µH
2.0
3.0 3.0
OUTPUT POWER (W)

OUTPUT POWER (W)

OUTPUT POWER (W)

THD+N = 10%
2.5 2.5 THD+N = 10%
1.5
2.0 2.0
THD+N = 10%
1.5 1.0 1.5
THD+N = 1%
1.0 1.0 THD+N = 1%
0.5 THD+N = 1%
0.5 0.5

0 0 0
1 10 100 1000 2.5 3.0 3.5 4.0 4.5 5.0 5.5 2.5 3.0 3.5 4.0 4.5 5.0 5.5
RLOAD (Ω) SUPPLY VOLTAGE (V) SUPPLY VOLTAGE (V)

[Link] Maxim Integrated │ 5

MAX98306 Stereo 3.7W Class D Amplifier

Typical Operating Characteristics (continued)

(VPVDD = VSHDN = 5.0V, VPGND = 0V, AV = 12dB, RL = ∞, RL connected between OUT_+ to OUT_-, 20Hz to 22kHz AC measurement
bandwidth, TA = +25°C, unless otherwise noted.)

OUTPUT POWER vs. SUPPLY VOLTAGE GAIN vs. FREQUENCY EFFICIENCY vs. OUTPUT POWER
5.0 30 100
MAX98306 toc13

MAX98306 toc14

MAX98306 toc15
f = 1kHz
4.5 90
ZLOAD = 3Ω + 22µH 20
4.0 80
10
OUTPUT POWER (W)

3.5 70
ZLOAD = 8Ω + 68µH
AMPLITUDE (dB)

EFFICIENCY (%)
3.0 THD+N = 10% 60 ZLOAD = 3Ω + 22µH
0
2.5 50 ZLOAD = 4Ω + 33µH
-10
2.0 40
1.5 THD+N = 1% -20 30
1.0 20
-30
0.5 10 VPVDD = 3.7V
0 -40 0
2.5 3.0 3.5 4.0 4.5 5.0 5.5 10 100 1k 10k 100k 0 0.5 1.0 1.5 2.0
SUPPLY VOLTAGE (V) FREQUENCY (Hz) OUTPUT POWER (W)

EFFICIENCY vs. OUTPUT POWER SUPPLY CURRENT vs. SUPPLY VOLTAGE CROSSTALK vs. FREQUENCY
100 4.0 0
MAX98306 toc16

MAX98306 toc17

MAX98306 toc18
90 3.5 -20
80
3.0
SUPPLY CURRENT (mA)

70 -40
ZLOAD = 8Ω + 68µH
CROSSTALK (dB)
EFFICIENCY (%)

60 ZLOAD = 3Ω + 22µH 2.5

-60 LEFT TO RIGHT
50 ZLOAD = 4Ω + 33µH 2.0
-80
40 1.5
30 -100
1.0
20 RIGHT TO LEFT
0.5 -120
10 VPVDD = 5.0V
0 0 -140
0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 10 100 1k 10k 100k
OUTPUT POWER (W) SUPPLY VOLTAGE (V) FREQUENCY (Hz)

COMMON-MODE REJECTION RATIO POWER-SUPPLY REJECTION

vs. FREQUENCY RATIO vs. FREQUENCY WIDEBAND vs. FREQUENCY
100 100 20
MAX98306 toc19

MAX98306 toc20

MAX98306 toc21

VPVDD = 3.7V
90 90
0
80 80
70 70
AMPLITUDE (dBV)

-20
60 60
CMRR (dB)

PSRR (dB)

50 50 -40
40 40
-60
30 30
VRIPPLE = 200mVP-P
20 20
VPVDD = 3.7V -80
10 10 ZLOAD = 8Ω + 68µH
0 0 -100
10 100 1k 10k 100k 10 100 1k 10k 100k 0.1 1 10 100
FREQUENCY (Hz) FREQUENCY (Hz) FREQUENCY (MHz)

[Link] Maxim Integrated │ 6

MAX98306 Stereo 3.7W Class D Amplifier

Typical Operating Characteristics (continued)

(VPVDD = VSHDN = 5.0V, VPGND = 0V, AV = 12dB, RL = ∞, RL connected between OUT_+ to OUT_-, 20Hz to 22kHz AC measurement
bandwidth, TA = +25°C, unless otherwise noted.)

IN-BAND vs. FREQUENCY STARTUP RESPONSE SHUTDOWN RESPONSE

MAX98306 toc23 MAX98306 toc24
0
MAX98306 toc22

-20
SHDN
2V/div SHDN
-40 2V/div
AMPLITUDE (dB)

-60
OUTL OUTL
-80

-100
OUTR OUTR
-120

-140
10 100 1k 10k 100k
TIME (1ms/div) TIME (1ms/div)
FREQUENCY (Hz)

[Link] Maxim Integrated │ 7

MAX98306 Stereo 3.7W Class D Amplifier

Pin Configuration

TOP VIEW

OUTR+
OUTL+

OUTR-
OUTL-

PGND
PVDD

PVDD
14 13 12 11 10 9 8

MAX98306

EP
+

1 2 3 4 5 6 7
PGND

SHDN

INL+

INL-

GAIN

INR-
TDFN INR+

Pin Description
PIN NAME FUNCTION
1, 8 PGND Ground
Active-Low Shutdown Input. Drive SHDN to PGND to place the device into shutdown.
2 SHDN
Drive SHDN above 1.4V for normal operation.
3 INL+ Noninverting Audio Left Input
4 INL- Inverting Audio Left Input
5 GAIN Gain Select
6 INR- Inverting Audio Right Input
7 INR+ Noninverting Audio Right Input
9 OUTR- Negative Right Speaker Output
10 OUTR+ Positive Right Speaker Output
Power Supply. Bypass PVDD to PGND with a 0.1µF capacitor in parallel with a 10µF capacitor
11, 12 PVDD
placed as close as possible to the device.
13 OUTL+ Positive Left Speaker Output
14 OUTL- Negative Left Speaker Output
— EP Exposed Pad. Connect the exposed pad directly to ground.

[Link] Maxim Integrated │ 8

MAX98306 Stereo 3.7W Class D Amplifier

Detailed Description Table 1. Gain Control Configuration

The MAX98306 features low quiescent current, a low- GAIN PIN MAXIMUM GAIN (dB)
power shutdown mode, comprehensive click-and-pop
suppression, and excellent RF immunity. Connect to PGND 18

The IC offers Class AB audio performance with Class D Connect to PGND through
15
efficiency in a minimal board-space solution. 100kΩ ±5% resistor

The Class D amplifier features spread-spectrum modula- Connect to PVDD 12

tion, active emissions limiting, edge-rate, and overshoot Connect to PVDD through
9
control circuitry that offers significant improvements to 100kΩ ±5% resistor
switch-mode amplifier radiated emissions. Unconnected 6
The amplifier also features click-and-pop suppression that
reduces audible transients on startup and shutdown, as
well as thermal-overload and short-circuit protection. 90
80
Class D Speaker Amplifier 70

EMISSIONS LEVEL (dBµV/m)

The filterless Class D amplifier output stage offers much 60
higher efficiency than Class AB amplifiers. The high 50
efficiency of a Class D amplifier is due to the pulse-width 40
modulated (PWM) rail-to-rail switching operation of the
30
output stage transistors. This ensures that any power loss
20
associated with the Class D output stage is mostly due to
10
the I2R loss of the MOSFET on-resistance and quiescent
current overhead. 0
-10
EMI Filterless Output Stage 0 100 200 300 400 500 600 700 800 900 1000
Traditional Class D amplifiers require the use of external FREQUENCY (MHz)

LC filters, or shielding, to meet EN55022B electromag-

Figure 1. EMI with 12in of Speaker Cable and No Output Filter
netic-interference (EMI) regulation standards. Maxim’s
active-emissions-limiting edge-rate control circuitry and
spread-spectrum modulation reduce EMI emissions, Selectable Gain
while maintaining up to 92% efficiency. The IC offers five programmable gains selected using the
Spread-spectrum modulation and active emissions limit- GAIN input.
ing limit wideband spectral components, while proprietary Shutdown
techniques ensure that the cycle-to-cycle variation of the
The IC features a low-power shutdown mode, drawing
switching period does not degrade audio reproduction or
≤ 1µA (typ) of supply current. Drive SHDN low to place
efficiency. The IC’s spread-spectrum modulator randomly
the MAX98306 into shutdown. Drive SHDN above 1.4V
varies the switching frequency by ±20kHz around the
for normal operation.
center frequency (320kHz). Above 10MHz, the wideband
spectrum looks like noise for EMI purposes (Figure 1). Click-and-Pop Suppression
Speaker Current Limit The IC speaker amplifier features Maxim’s compre-
If the output current of the speaker amplifier exceeds hensive click-and-pop suppression. During startup, the
the current limit (3A typ), the IC disables the outputs for click-and-pop suppression circuitry reduces any audible
approximately 100µs. At the end of 100µs, the outputs transient sources internal to the device. When entering
are reenabled. If the fault condition still exists, the IC con- shutdown, the differential speaker outputs ramp down to
tinues to disable and reenable the outputs until the fault PGND quickly and simultaneously.
condition is removed.

[Link] Maxim Integrated │ 9

MAX98306 Stereo 3.7W Class D Amplifier

Applications Information Table 2. Capacitance Value for 20Hz

Filterless Class D Operation Highpass Filter
Traditional Class D amplifiers require an output filter.
GAIN RIN (kΩ) CIN for 20Hz (nF)
The filter adds cost and size and decreases THD perfor-
mance. The IC’s filterless modulation scheme does not 18 33 241
require an output filter. 15 46 173
Because the switching frequency of the IC is well beyond 12 65 122
the bandwidth of most speakers, voice coil movement due
to the switching frequency is very small. Use a speaker 9 93 86
with a series inductance > 10µH. Typical 8Ω speakers 6 131 61
exhibit series inductances in the 20µH to 100µH range.
Component Selection
Layout and Grounding
Power-Supply Input (PVDD) Proper layout and grounding are essential for optimum
PVDD powers the speaker amplifier. PVDD ranges from performance. Good grounding improves audio perfor-
2.6V to 5.5V. Bypass PVDD with 0.1µF and 10µF capaci- mance and prevents switching noise from coupling into
tors to PGND. Apply additional bulk capacitance at the the audio signal.
device if long input traces between PVDD and the power
Use wide, low-resistance output traces. As the load
source are used.
impedance decreases, the current drawn from the device
Input Filtering increases. At higher current, the resistance of the output
The input-coupling capacitor (CIN), in conjunction with traces decrease the power delivered to the load. For
the amplifier’s internal input resistance (RIN), forms a example, if 2W is delivered from the device output to a
highpass filter that removes the DC bias from the incom- 4Ω load through 100mΩ of total speaker trace, 1.904W
ing signal. These capacitors allow the amplifier to bias the is delivered to the speaker. If power is delivered through
signal to an optimum DC level. 10mΩ of total speaker trace, 1.99W is delivered to the
speaker. Wide output, supply, and ground traces also
Assuming zero source impedance, CIN is:
improve the power dissipation of the device.
1
C IN = The IC is inherently designed for excellent RF immunity.
2 π f −3 d B × R IN For best performance, add ground fills around all signal
traces on top or bottom PCB planes.
where f-3dB is the -3dB corner frequency and RIN is the
typical value as specified in the Electrical Characteristics
table. Use capacitors with adequately low-voltage coef- Chip Information
ficients for best low-frequency THD performance. Table
PROCESS: CMOS
2 shows calculated capacitance values based on a 20Hz
highpass filter.

[Link] Maxim Integrated │ 10

MAX98306 Stereo 3.7W Class D Amplifier

Block Diagram

2.6V TO 5.5V

0.1µF 10µF

PVDD
11, 12
PVDD PVDD

SHDN 2 UVLO/POWER CLICK-AND-POP

MANAGEMENT SUPPRESSION
LOW-EMI 13 OUTL+
DRIVER

INL+ 3
MODULATOR PGND
INL- 4 (FIXED GAIN 2x) PVDD

LOW-EMI 14 OUTL-
DRIVER
1ST INTEGRATOR 2ND INTEGRATOR

PGND

PVDD
GAIN SELECTION
GAIN 5 GAIN MAX98306
CONTROL
1ST INTEGRATOR 2ND INTEGRATOR

PVDD

GAIN SELECTION
LOW-EMI 10 OUTR+
DRIVER

INR+ 7
MODULATOR PGND
INR- 6 (FIXED GAIN 2x) PVDD

LOW-EMI 9 OUTR-
DRIVER

PGND
1, 8
PGND

[Link] Maxim Integrated │ 11

MAX98306 Stereo 3.7W Class D Amplifier

Package Information
For the latest package outline information and land patterns (footprints), go to [Link]/packages. Note that a “+”,
“#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing
pertains to the package regardless of RoHS status.

LAND
PACKAGE TYPE PACKAGE CODE OUTLINE NO.
PATTERN NO.
14 TDFN T1433+2 21-0137 90-0063

[Link] Maxim Integrated │ 12

MAX98306 Stereo 3.7W Class D Amplifier

Revision History
REVISION REVISION PAGES
DESCRIPTION
NUMBER DATE CHANGED
0 6/11 Initial release —
1 8/11 Updated output power in Electrical Characteristics 3
2 12/17 Removed package outline drawings 12, 13

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated’s website at [Link].

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc. © 2018 Maxim Integrated Products, Inc. │ 13