0% found this document useful (0 votes)
8 views8 pages

CD 00000417

The M74HCT08 is a high-speed CMOS quad 2-input AND gate with a typical propagation delay of 13ns and low power dissipation of 1µA at 25°C. It is designed to interface with TTL and NMOS components, featuring balanced propagation delays and symmetrical output impedance. The document includes detailed specifications, pin descriptions, truth table, absolute maximum ratings, recommended operating conditions, and mechanical data for various package types.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
8 views8 pages

CD 00000417

The M74HCT08 is a high-speed CMOS quad 2-input AND gate with a typical propagation delay of 13ns and low power dissipation of 1µA at 25°C. It is designed to interface with TTL and NMOS components, featuring balanced propagation delays and symmetrical output impedance. The document includes detailed specifications, pin descriptions, truth table, absolute maximum ratings, recommended operating conditions, and mechanical data for various package types.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

M74HCT08

QUAD 2-INPUT AND GATE

■ HIGH SPEED:
tPD = 13ns (TYP.) at VCC=4.5V
■ LOW POWER DISSIPATION:
ICC = 1µA(MAX.) at TA=25°C
■ COMPATIBLE WITH TTL OUTPUTS :

( s )
ct
VIH = 2V (MIN.) VIL = 0.8V (MAX)
DIP SOP TSSOP
■ BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
d u
■ SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 4mA (MIN)
ORDER CODES
r o
■ PIN AND FUNCTION COMPATIBLE WITH
PACKAGE

e P
TUBE T&R

74 SERIES 08
DIP
SOP
l e t M74HCT08B1R
M74HCT08M1R M74HCT08RM13TR

DESCRIPTION
s o
TSSOP M74HCT08TTR

The M74HCT08 is an high speed CMOS QUAD


2-INPUT AND GATE fabricated with silicon gate
O b
The M74HCT08 is designed to directly interface
HSC2MOS systems with TTL and NMOS
C2MOS technology.
) - components.

(s
The internal circuit is composed of 2 stages All inputs are equipped with protection circuits

immunity and stable output.


c t
including buffer output, which enables high noise against static discharge and transient excess
voltage.

d u
r o
e P
l e t
s o
O b
PIN CONNECTION AND IEC LOGIC SYMBOLS

July 2001 1/8


M74HCT08

INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION

PIN No SYMBOL NAME AND FUNCTION


1, 4, 9, 12 1A to 4A Data Inputs
2, 5, 10, 13 1B to 4B Data Inputs
3, 6, 8, 11 1Y to 4Y Data Outputs
7 GND Ground (0V)
14 VCC Positive Supply Voltage

TRUTH TABLE

A B Y
L L
( s
L )
L H

c t L
H
H
L
H
d u L
H

r o
ABSOLUTE MAXIMUM RATINGS

e P
Symbol
VCC Supply Voltage
Parameter

l e t Value
-0.5 to +7
Unit
V
VI DC Input Voltage
s o -0.5 to VCC + 0.5 V
VO
IIK
DC Output Voltage
DC Input Diode Current
O b -0.5 to VCC + 0.5
± 20
V
mA
IOK DC Output Diode Current
) - ± 20 mA
IO DC Output Current

t ( s ± 25 mA
ICC or IGND DC VCC or Ground Current
PD Power Dissipation
u c ± 50
500(*)
mA
mW
Tstg
o
Storage Temperatured -65 to +150 °C
TL
P r
Lead Temperature (10 sec) 300 °C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied

t e
(*) 500mW at 65 °C; derate to 300mW by 10mW/°C from 65°C to 85°C

e
o l
RECOMMENDED OPERATING CONDITIONS

b s
Symbol Parameter Value Unit

O VCC
VI
Supply Voltage
Input Voltage
4.5 to 5.5
0 to VCC
V
V
VO Output Voltage 0 to VCC V
Top Operating Temperature -55 to 125 °C
tr, tf Input Rise and Fall Time (VCC = 4.5 to 5.5V) 0 to 500 ns

2/8
M74HCT08

DC SPECIFICATIONS

Test Condition Value

Symbol Parameter TA = 25°C -40 to 85°C -55 to 125°C Unit


VCC
(V)
Min. Typ. Max. Min. Max. Min. Max.
VIH High Level Input 4.5
Voltage to 2.0 2.0 2.0 V
5.5
VIL Low Level Input 4.5
Voltage to 0.8 0.8 0.8 V
5.5
IO=-20 µA

(s)
VOH High Level Output 4.4 4.5 4.4 4.4
Voltage 4.5 V
IO=-4.0 mA 4.18 4.31 4.13 4.10
VOL Low Level Output
Voltage 4.5
IO=20 µA
IO=4.0 mA
0.0
0.17
0.1
0.26
0.1
0.33
u ct 0.1
0.40
V

II Input Leakage
VI = VCC or GND ± 0.1
o d
±1 ±1 µA
r
5.5
Current
ICC Quiescent Supply
Current
5.5 VI = VCC or GND 1

e P 10 20 µA

let
∆ ICC Additional Worst 5.5 Per Input pin 2.0 2.9 3.0 mA
Case Supply VI = 0.5V or
Current VI = 2.4V
s o
Other Inputs at
VCC or GND
IO = 0
O b
) -
( s
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6ns)
t
u c
Test Condition Value

Symbol Parameter
o d VCC
TA = 25°C -40 to 85°C -55 to 125°C Unit

P r (V)
Min. Typ. Max. Min. Max. Min. Max.

Time

e t e
tTLH tTHL Output Transition
4.5 8 15 19 22 ns

o l
tPLH tPHL Propagation Delay
Time
4.5 13 21 26 32 ns

b s
CAPACITIVE CHARACTERISTICS
O Test Condition Value

Symbol Parameter TA = 25°C -40 to 85°C -55 to 125°C Unit


VCC
(V)
Min. Typ. Max. Min. Max. Min. Max.
CIN Input Capacitance 5 10 10 10 pF
CPD Power Dissipation
Capacitance (note 38 pF
1)
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/4 (per gate)

3/8
M74HCT08

TEST CIRCUIT

( s )
uct
o d
CL = 50pF or equivalent (includes jig and probe capacitance)
RT = ZOUT of pulse generator (typically 50Ω)
P r
WAVEFORM : PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)
e te
o l
b s
- O
(s )
c t
d u
r o
e P
l e t
s o
O b

4/8
M74HCT08

Plastic DIP-14 MECHANICAL DATA

mm. inch
DIM.
MIN. TYP MAX. MIN. TYP. MAX.

a1 0.51 0.020

B 1.39 1.65 0.055 0.065

b 0.5 0.020

b1 0.25 0.010

( s )
D 20

u ct 0.787

E 8.5
d
0.335

o
Pr
e 2.54 0.100

e3 15.24

e t e 0.600

ol
F 7.1 0.280

bs
I 5.1 0.201

L 3.3

- O 0.130

Z 1.27

( s ) 2.54 0.050 0.100

c t
d u
r o
e P
l e t
so
O b

P001A

5/8
M74HCT08

SO-14 MECHANICAL DATA

mm. inch
DIM.
MIN. TYP MAX. MIN. TYP. MAX.
A 1.75 0.068
a1 0.1 0.2 0.003 0.007
a2 1.65 0.064
b 0.35 0.46 0.013 0.018

)
b1 0.19 0.25 0.007 0.010
C 0.5 0.019
( s
c1 45° (typ.)

u ct
D 8.55 8.75 0.336

o d 0.344

Pr
E 5.8 6.2 0.228 0.244
e 1.27 0.050
e3 7.62

e t e 0.300
F 3.8 4.0
l
0.149 0.157
G
L
4.6
0.5
5.3

b
1.27 so 0.181
0.019
0.208
0.050
M
- O
0.68 0.026
S

(s ) 8° (max.)

c t
du
r o
e P
l e t
s o
O b

PO13G

6/8
M74HCT08

TSSOP14 MECHANICAL DATA

mm. inch
DIM.
MIN. TYP MAX. MIN. TYP. MAX.

A 1.2 0.047

A1 0.05 0.15 0.002 0.004 0.006

A2 0.8 1 1.05 0.031 0.039 0.041

b 0.19 0.30 0.007


( s )
0.012

ct
du
c 0.09 0.20 0.004 0.0089

ro
D 4.9 5 5.1 0.193 0.197 0.201

E 6.2 6.4 6.6 0.244

e P 0.252 0.260

E1 4.3 4.4 4.48


l e t
0.169 0.173 0.176

o
bs
e 0.65 BSC 0.0256 BSC

K 0°

- O
8° 0° 8°

L 0.45 0.60

( s ) 0.75 0.018 0.024 0.030

c t
d u
r o
A

e P
A2

let
K L
A1 b e c E

s o
Ob D

E1

PIN 1 IDENTIFICATION
1
0080337D

7/8
M74HCT08

( s )
u ct
o d
P r
e t e
o l
b s
- O
(s )
c t
d u
r o
e P
l e t
s o
O b

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved


STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom
© http://www.st.com
8/8

You might also like