IRFB7545PBF
IRFB7545PBF
IRFB7545PbF
Application HEXFET® Power MOSFET
Brushed motor drive applications
BLDC motor drive applications D VDSS 60V
Battery powered circuits
Half-bridge and full-bridge topologies RDS(on) typ. 4.9m
G
Synchronous rectifier applications max 5.9m
Resonant mode power supplies S
OR-ing and redundant power switches ID 95A
DC/DC and AC/DC converters
DC/AC inverters
Benefits S
D
Improved gate, avalanche and dynamic dV/dt ruggedness G
Fully characterized capacitance and avalanche SOA
Enhanced body diode dV/dt and dI/dt capability TO-220AB
Lead-free, RoHS compliant
G D S
Gate Drain Source
Base part number Package Type Standard Pack Orderable Part Number
Form Quantity
IRFB7545PbF TO-220 Tube 50 IRFB7545PbF
14 100
RDS(on), Drain-to -Source On Resistance (m )
ID = 57A
12
80
ID, Drain Current (A)
10 T J = 125°C
60
40
6
20
4
T J = 25°C
2 0
4 6 8 10 12 14 16 18 20 25 50 75 100 125 150 175
TC , Case Temperature (°C)
VGS, Gate -to -Source Voltage (V)
Fig 1. Typical On-Resistance vs. Gate Voltage Fig 2. Maximum Drain Current vs. Case Temperature
Notes:
Repetitive rating; pulse width limited by max. junction temperature.
Limited by TJmax, starting TJ = 25°C, L = 88µH, RG = 50, IAS = 57A, VGS =10V.
ISD 57A, di/dt 810A/µs, VDD V(BR)DSS, TJ 175°C.
Pulse width 400µs; duty cycle 2%.
Coss eff. (TR) is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 to 80% VDSS.
Coss eff. (ER) is a fixed capacitance that gives the same energy as Coss while VDS is rising from 0 to 80% VDSS.
R is measured at TJ approximately 90°C.
Limited by TJmax, starting TJ = 25°C, L = 1mH, RG = 50, IAS = 22A, VGS =10V.
IS ––– ––– 95
(Body Diode) showing the
A G
Pulsed Source Current integral reverse
ISM ––– ––– 380
(Body Diode) p-n junction diode. S
10
4.5V
10
4.5V
1
100
TJ = 175°C
1.6
(Normalized)
10
TJ = 25°C 1.2
1
0.8
V DS = 25V
60µs PULSE WIDTH
0.1 0.4
2.0 3.0 4.0 5.0 6.0 7.0 8.0 -60 -40 -20 0 20 40 60 80 100120140160180
V GS, Gate-to-Source Voltage (V) TJ , Junction Temperature (°C)
100000 14.0
VGS = 0V, f = 1 MHZ ID = 57A
Ciss = C gs + Cgd, C ds SHORTED
Crss = C gd
12.0 V DS= 48V
V GS, Gate-to-Source Voltage (V)
Ciss 8.0
6.0
Coss
1000
4.0
Crss
2.0
100 0.0
1 10 100 0 10 20 30 40 50 60 70 80 90 100
V DS, Drain-to-Source Voltage (V) QG, Total Gate Charge (nC)
100µsec
1msec
100
100 TJ = 175°C
10 OPERATION
TJ = 25°C IN THIS
AREA
LIMITED BY
10 RDS(on) 10msec
1
Tc = 25°C DC
Tj = 175°C
V GS = 0V Single Pulse
1.0 0.1
0.2 0.6 1.0 1.4 1.8 0.1 1 10
V SD, Source-to-Drain Voltage (V) VDS, Drain-to-Source Voltage (V)
Fig 9. Typical Source-Drain Diode Forward Voltage Fig 10. Maximum Safe Operating Area
V(BR)DSS , Drain-to-Source Breakdown Voltage (V)
80 0.6
Id = 1.0mA
78 0.5
74
0.3
72
0.2
70
0.1
68
66 0.0
-60 -40 -20 0 20 40 60 80 100120140160180 -10 0 10 20 30 40 50 60
T J , Temperature ( °C ) VDS, Drain-to-Source Voltage (V)
Fig 11. Drain-to-Source Breakdown Voltage Fig 12. Typical Coss Stored Energy
16
RDS(on), Drain-to -Source On Resistance ( m)
14 Vgs = 5.5V
Vgs = 6.0V
Vgs = 7.0V
12 Vgs = 8.0V
Vgs = 10V
10
4
0 40 80 120 160 200
0.20
0.10
0.1
0.05
0.02
0.01
0.01
SINGLE PULSE Notes:
( THERMAL RESPONSE ) 1. Duty Factor D = t1/t2
2. Peak Tj = P dm x Zthjc + Tc
0.001
1E-006 1E-005 0.0001 0.001 0.01 0.1 1
t1 , Rectangular Pulse Duration (sec)
1000
Allowed avalanche Current vs avalanche
pulsewidth, tav, assuming Tj = 150°C and
Tstart =25°C (Single Pulse)
100
Avalanche Current (A)
10
0.1
1.0E-06 1.0E-05 1.0E-04 1.0E-03 1.0E-02
tav (sec)
10
TJ = 25°C
3.0
TJ = 125°C
8
2.5
IRRM (A)
ID = 100µA 6
2.0 ID = 250µA
ID = 1.0mA 4
1.5
ID = 1.0A
1.0 2
0.5 0
-75 -50 -25 0 25 50 75 100 125 150 175 0 200 400 600 800 1000
TJ , Temperature ( °C ) diF /dt (A/µs)
Fig 17. Threshold Voltage vs. Temperature Fig 18. Typical Recovery Current vs. dif/dt
12 200
IF = 57A IF = 38A
V R = 51V V R = 51V
10
TJ = 25°C TJ = 25°C
150
TJ = 125°C TJ = 125°C
8
QRR (nC)
IRRM (A)
6 100
4
50
2
0 0
0 200 400 600 800 1000 0 200 400 600 800 1000
diF /dt (A/µs) diF /dt (A/µs)
Fig 19. Typical Recovery Current vs. dif/dt Fig 20. Typical Stored Charge vs. dif/dt
200
IF = 57A
V R = 51V
TJ = 25°C
150
TJ = 125°C
QRR (nC)
100
50
0
0 200 400 600 800 1000
diF /dt (A/µs)
Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs
V(BR)DSS
15V
tp
L DRIVER
VDS
RG D.U.T +
V
- DD
IAS A
20V
tp 0.01 I AS
Fig 23a. Unclamped Inductive Test Circuit Fig 23b. Unclamped Inductive Waveforms
Fig 24a. Switching Time Test Circuit Fig 24b. Switching Time Waveforms
Id
Vds
Vgs
VDD
Vgs(th)
Fig 25a. Gate Charge Test Circuit Fig 25b. Gate Charge Waveform
EXAM PLE: T H IS IS A N IR F 1 0 1 0
LO T C O D E 1789 IN T E R N A T IO N A L PART NUM BER
ASSEM BLED O N W W 19, 2000 R E C T IF IE R
IN T H E A S S E M B L Y L IN E "C " LO G O
D ATE C O D E
YEA R 0 = 2000
N o t e : "P " in a s s e m b ly lin e p o s it io n ASSEM BLY
in d ic a t e s "L e a d - F r e e " LO T C O D E W EEK 19
L IN E C
Note: For the most current drawing please refer to IR website at [Link]
Qualification Information†
Industrial
Qualification Level (per JEDEC JESD47F) ††
Revision History
Date Comment
Updated EAS (L =1mH) = 235mJ on page 2
11/5/2014 Updated note 8 “Limited by TJmax, starting TJ = 25°C, L = 1mH, RG = 50, IAS = 22A, VGS =10V”. on page 2
Updated package outline on page 9