About
My PhD is in Hybrid
DDS-PLL in Coventry University). FPGA Design, Verilog ( 25…
Services
Articles by Tim
-
Solidworks Simulation and Frequency analysis
Solidworks Simulation and Frequency analysis
A simple introduction and some features of Solidworks Simulation Solidworks has been around for mechanical design more…
5 Comments -
Kevlar and Dyneema
Kevlar and Dyneema
Kevlar and Dyneema Kevlar and Dyneema™ are well known for their role in body armor construction. In far they have much…
2 Comments -
CNC Machining - Coolants
CNC Machining - Coolants
Coolants in CNC Machining It is a good idea to test a new candidate for a manufacturing job. Ask candidates questions…
4 Comments -
Ultraslow Light and its consequences
Ultraslow Light and its consequences
Prof. Lene Hau was on this years predicted list of Nobel Winners.
3 Comments -
Espacenet and Claims(TM) Global Patent database
Espacenet and Claims(TM) Global Patent database
If you file only US patents the PAIR search where you type in your application number is okay.(http://portal.
2 Comments -
On the Quadrennial Technology Review -2015
On the Quadrennial Technology Review -2015
What is this about This post pertains to the state of the US power grid in 2015. It contains abstracts of the QTR…
1 Comment
Activity
-
“We fundamentally believe that publishing less – but better – is essential for the health of the entire research system worldwide,” the authors of…
“We fundamentally believe that publishing less – but better – is essential for the health of the entire research system worldwide,” the authors of…
Liked by Tim Mazumdar
-
Group Photo of Prof Bryson with ex PhD students and spouses on his 100th birthday celebration Sept 7,2025
Group Photo of Prof Bryson with ex PhD students and spouses on his 100th birthday celebration Sept 7,2025
Liked by Tim Mazumdar
-
With this Diwali, we begin our #autonomousdriving operations in the regular city traffic, gradually increasing the complexity of the traffic in which…
With this Diwali, we begin our #autonomousdriving operations in the regular city traffic, gradually increasing the complexity of the traffic in which…
Liked by Tim Mazumdar
Experience
-
Motion Eye X , USA
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Education
-
George Brown College
-
-
I have just now taken up PLC programming as there seems to be a great shortage in Canada for this skill.
-
-
-
Hybrid DDS-PLL Based Reconfigurable Oscillators With High Spectral Purity for Cognitive Radio
-
-
-
Activities and Societies: VLSI design, Image Processing, Linear Programming
I worked for Dr. Wurtz and designed CORDIC processor
-
-
-
studied CMOS, BiCMOS, Signal Processing
-
-
-
Licenses & Certifications
Publications
-
Hybrid DDS-PLL Based Reconfigurable Oscillators With High Spectral Purity for Cognitive Radio
Coventry University
This thesis presents analytical, design and simulation studies on the performance optimization of reconfigurable Hybrid DDS - PLL architecture. The original contributions are directed towards the DDS, Dithering scheme and PLL. The thesis substantiates the extension of De Caro and Strollo method of cubic polynomial based DDS analysis to other architectural configurations of DDS like Taylor Series based DDS, Quartic polynomial DDS and Linear High Segment Count (LHSC) DDS. An advantage of…
This thesis presents analytical, design and simulation studies on the performance optimization of reconfigurable Hybrid DDS - PLL architecture. The original contributions are directed towards the DDS, Dithering scheme and PLL. The thesis substantiates the extension of De Caro and Strollo method of cubic polynomial based DDS analysis to other architectural configurations of DDS like Taylor Series based DDS, Quartic polynomial DDS and Linear High Segment Count (LHSC) DDS. An advantage of the proposed method is that the size of the matrix to be inverted is dependent only on the order of the polynomial interpolation used and is independent of the number of segments. This is contrary to the method of DeCaro and Strollo wherein the matrix size is determined by the number of segments of DDS and two such matrices need to be stored. A switchable DDS configuration to facilitate realization of a range of pre selected SFDR from a single DDS architecture is also presented highlighting the derivable higher dynamic power efficiency feature. FPGA implementation of various DDS architectures and the analysis of the effect of choice of segment numbers on the SFDR performance as well as on the dynamic power are also presented to aid the trade-off studies in the design of DDS architecture. Architecture of LHSC DDS with 32 segments produces a SFDR of 185 dB with a 80% reduction of the dynamic power compared to a 32 segment cubic DDS. Digital phase-shift correction schemes have been proposed to compensate the phase-shift attributable to the DAC to achieve significantly higher SFDR at the output of the PLL as compared to the output of the DDS.
This thesis proposes two schemes namely “Hartley Image Suppression” and “Adaptive Sinusoidal Interference Cancellations” as an alternative to traditional dithering in order to achieve the spur suppression of DDS. The simulation studies reveal an improvement in SFDR from 74 dB to 114 dB by using LMS Sinusoidal Interference Canceller. -
On Hartley Image Rejection Receivers and Adaptive Sinusoidal Interference Cancellation in Automotive Wireless links
IEEE Intelligent Transport systems conference ITSC 2014, Quingdao, China
Spurious-free Dynamic Range (SFDR) of frequency sources such as local oscillators in radio has a profound effect on the minimum signal strength that can be detected. Greater the level of unwanted spurs the more difficult it is to detect an incoming signal in the presence of existing interferers and minimum signal/noise ratio at the demodulator input. Taylor series based Direct Digital Synthesis (DDS) produces an SFDR of around 74dB. The proposed architectures in this paper attempt to improve…
Spurious-free Dynamic Range (SFDR) of frequency sources such as local oscillators in radio has a profound effect on the minimum signal strength that can be detected. Greater the level of unwanted spurs the more difficult it is to detect an incoming signal in the presence of existing interferers and minimum signal/noise ratio at the demodulator input. Taylor series based Direct Digital Synthesis (DDS) produces an SFDR of around 74dB. The proposed architectures in this paper attempt to improve the SFDR by using a Hartley Image suppressor and using a adaptive sinusoidal interference canceller. The resultant improvement in SFDR is around 45 dB by using the Hartley image suppressor and 40dB using the adaptive interference canceller. The two proposed spur suppression techniques are compared in terms of dynamic power, realized noise floor and hardware complexity.
Other authors -
-
Improved Receiver Architecture for
IEEE ICCCET 2011, Chennai, India
Digital beamforming (DBF) technology is progressed with the development of adaptive algorithms and architectures Modern beam forming systems have been aided by advancements in VLSI design, adaptive algorithms, RF up/down conversion systems and high sampling rate ADCs. Digital beam forming enables full utilization of the maximum number of degrees of freedom in the array. In conventional N-element array receiving system, each channel element has its own up/down conversion modules, ADC and DDC…
Digital beamforming (DBF) technology is progressed with the development of adaptive algorithms and architectures Modern beam forming systems have been aided by advancements in VLSI design, adaptive algorithms, RF up/down conversion systems and high sampling rate ADCs. Digital beam forming enables full utilization of the maximum number of degrees of freedom in the array. In conventional N-element array receiving system, each channel element has its own up/down conversion modules, ADC and DDC (Digital down-converter). Hence for an N-element beam former, N RF down-converters, N ADC’s and N DDC’s re required. In this paper, novel receiver architecture for digital beamforming is proposed. One central feature is the usage of ADCs with smaller range to achieve a greater dynamic range of the input signal. This proposed architecture reduces the hardware making it simple, cost effective and easy to implement. The specific ADC implemented in this system has a improved dynamic range due to analog preprocessing and digital post processing. Multiple Beam formation using the same antenna array is achieved by using the LMS algorithm. The performance criteria of a digital beam forming system are the number of antenna elements , the IF sampling rate, the RF frequency and the number of iterations required to converge. In the proposed system we attempt to improve two of these four criteria.
The proposed DBF receiver system is realized using Simulink® and its simulation results are being presented. Least Mean Square (LMS) algorithm is being chosen to update complex weights to form the beam in the desired direction
Other authors -
-
ENERGY DETECTION TECHNIQUE FOR SPECTRUM SENSING IN COGNITIVE RADIO
MSRSAS Journal
With unprecedented growth of the subscribers in modern cellular and wireless data communications, there is an acute scarcity of additional bandwidth to meet the ever growing demand. To ease the constraint of additional bandwidth, utilization of the existing system has been a topic of recent interest. Cognitive Radio is a new technique in which the spectral holes in unutilized spectrum are determined to be used for instantaneous communication by secondary users. The Cognitive Radio determines…
With unprecedented growth of the subscribers in modern cellular and wireless data communications, there is an acute scarcity of additional bandwidth to meet the ever growing demand. To ease the constraint of additional bandwidth, utilization of the existing system has been a topic of recent interest. Cognitive Radio is a new technique in which the spectral holes in unutilized spectrum are determined to be used for instantaneous communication by secondary users. The Cognitive Radio determines the occupancy of the frequency spectrum observed over a time interval by spectrum sensing methods. Spectrum sensing forms a key front end block of Cognitive Radio systems. This paper deals with the design and simulation of the spectrum sensing algorithm for Cognitive Radio under low SNR scenario.
Other authors -
-
Haven’s technique for Quadrature waveform synthesis in SDR
IEEE Conf. Chennai 2011
Hartley receivers have been a mainstay in RF downconversion.
Hartley and Weaver receiver structures require quadrature RF waveform synthesis. Using the technique presented herein the phase and amplitude mismatch for quadrature wavefoprm synthesis can be corrected.Other authors -
Patents
-
Quadrature Circuit with reduced Amplitude and Phase mismatch
Issued 398355
Its is method of compensating IQ imbalance on a RF receiver using a Dual Haven's technique.
-
Wavelet Processing using Multicore
Issued US 9197902
Issued today Nov 24th to me after 4 year wait
Abstract: under USPTO application 13/320748Other inventors -
-
Wavelet transformation using multicore processors
Issued US application no. 13/320748 Notice of Allowance : 07/15/2015
A method for wavelet based data compression comprising: receiving data associated, with a set of pixels, computing wavelet coefficients by applying a series of Discrete Wavelet Transform (DWT) low-pass and high-pass filtering operations, wherein a number of filtering operations is reduced by: identifying common partial products for at least one of the lowpass filtering operations and the high-pass filtering operations, classifying a first portion of the wavelet coefficients as low magnitude…
A method for wavelet based data compression comprising: receiving data associated, with a set of pixels, computing wavelet coefficients by applying a series of Discrete Wavelet Transform (DWT) low-pass and high-pass filtering operations, wherein a number of filtering operations is reduced by: identifying common partial products for at least one of the lowpass filtering operations and the high-pass filtering operations, classifying a first portion of the wavelet coefficients as low magnitude coefficients and a second portion of the wavelet coefficients as high magnitude coefficients, eliminating the common partial products for the high magnitude wavelet coefficients, replacing multiplication operations for the low magnitude wavelet coefficients with shift-and-add operations, and eliminating the common partial products, and applying the DWT based on remaining filtering operations.
Other inventors -
-
Method and apparatus for Direct Digital Synthesis of signals using Taylor Series Expansion
Issued US 9,100,044 Dated 08/04/2015
A substantially extended patent on Taylor Series DDS with additional claims.
19 claims final accepted by USPTO Examiner Brian Young on March 20th 2015.
Other inventors -
-
Wavelet Transformation using multicore processors
Issued KR 10-1490153-0000
Describes a processor for wavelet computations with minimal multiplications
Date of Decision to
Grant Registration (Trial Decision) : 2014. 11. 25
Number of Claims : 28
Classification : H04N 19/60
Title of Invention : WAVELET TRANSFORMATION USING MULTICORE PROCESSOR
Date of Expiration : 2031. 01. 14Other inventors -
-
WAVELET TRANSFORMATION USING MULTICORE PROCESSORS
Issued JP JP5640157
See patentA method for wavelet based data compression comprising: receiving data associated, with a set of pixels, computing wavelet coefficients by applying a series of Discrete Wavelet Transform (DWT) low-pass and high-pass filtering operations, wherein a number of filtering operations is reduced by: identifying common partial products for at least one of the lowpass filtering operations and the high-pass filtering operations, classifying a first portion of the wavelet coefficients as low magnitude…
A method for wavelet based data compression comprising: receiving data associated, with a set of pixels, computing wavelet coefficients by applying a series of Discrete Wavelet Transform (DWT) low-pass and high-pass filtering operations, wherein a number of filtering operations is reduced by: identifying common partial products for at least one of the lowpass filtering operations and the high-pass filtering operations, classifying a first portion of the wavelet coefficients as low magnitude coefficients and a second portion of the wavelet coefficients as high magnitude coefficients, eliminating the common partial products for the high magnitude wavelet coefficients, replacing multiplication operations for the low magnitude wavelet coefficients with shift-and-add operations, and eliminating the common partial products, and applying the DWT based on remaining filtering operations.
-
Direct Digital Synthesis using Taylor Expansion
Issued US 8570203
A method and apparatus for direct digital synthesis (DDS) of signals using Taylor series expansion is provided. The DDS may include a modified phase-to-amplitude converter that includes read-only-memories (ROMs), registers and, a single adder. Values stored in the ROMs may produce one component of a sinusoid signal, and each of the ROMs may be of a different size, such as a coarse, intermediate, and fine ROM corresponding to respective higher resolution phase angles. The outputs of the ROMs…
A method and apparatus for direct digital synthesis (DDS) of signals using Taylor series expansion is provided. The DDS may include a modified phase-to-amplitude converter that includes read-only-memories (ROMs), registers and, a single adder. Values stored in the ROMs may produce one component of a sinusoid signal, and each of the ROMs may be of a different size, such as a coarse, intermediate, and fine ROM corresponding to respective higher resolution phase angles. The outputs of the ROMs when combined can form a digital output signal in the form of a Taylor series expansion of a sinusoid function.
Other inventors -
-
Data Interface Circuit
Issued KR Patent Registration Number 10-1451254-0000
10-1451254-0000
Issue Date : 2014. 10. 15 Publication Number :
Date of Decision to
Grant Registration (Trial Decision) : 2014. 07. 25 Number of Claims : 25
Classification : G06F 13/00
Title of Invention : DATA INTERFACE CIRCUIT
(Expected)Date of Expiration : 2030. 10. 18
Data Interface switch for multicore . Granted after first round.Other inventors -
-
Data interface Circuit for Multicore
Issued US 8451147 Issue date 28th May 2013
In an illustrative embodiment, a data interface circuit is provided. The data interface circuit comprises data sources, input blocks, a space switch, output blocks and a multi-core processor. The data interface circuit allows data provided in different voltage ranges and sampling frequencies to be transmitted to the appropriate core in the multi-core processor via the switch. Data conversion elements in the input blocks convert data from the data sources and having varying voltage ranges and…
In an illustrative embodiment, a data interface circuit is provided. The data interface circuit comprises data sources, input blocks, a space switch, output blocks and a multi-core processor. The data interface circuit allows data provided in different voltage ranges and sampling frequencies to be transmitted to the appropriate core in the multi-core processor via the switch. Data conversion elements in the input blocks convert data from the data sources and having varying voltage ranges and sampling frequencies into data having a voltage range and sampling frequency suitable for the space switch. Analogously, data conversion elements in the output blocks convert data from the space switch into data having a voltage range and sampling frequency suitable for the corresponding core in the multi-core processor. In one embodiment, level shifters and FIFO buffers are used in the input blocks and output blocks.
Other inventors -
-
Efficient Direct Digital Synthesizer
Filed IN 234/CHE/2013
Key Patent pertaining to my PhD thesis detailing the architecture of a Direct Digital synthesizer
with -120db noise floor and 3.8x10^-4 radian phase step. Has specific claims for power optimization
and SOC integration.Other inventors -
-
Datenschnittstellenschaltung
Filed DE DE 112010005747 T5
See patentIn einem Ausführungsbeispiel wird eine Datenschnittstellenschaltung bereitgestellt. Die Datenschnittstellenschaltung umfasst Datenquellen, Eingabeblöcke, einen Raumschalter, Ausgabeblöcke sowie einen Multicore-Prozessor. Die Datenschnittstellenschaltung ermöglicht die Übertragung in verschiedenen Spannungsbereichen und Samplefrequenzen bereitgestellter Daten auf den entsprechenden Kern des Multicore-Prozessors über den Schalter. Von Datenumwandlungselementen in den Eingabeblöcken werden Daten…
In einem Ausführungsbeispiel wird eine Datenschnittstellenschaltung bereitgestellt. Die Datenschnittstellenschaltung umfasst Datenquellen, Eingabeblöcke, einen Raumschalter, Ausgabeblöcke sowie einen Multicore-Prozessor. Die Datenschnittstellenschaltung ermöglicht die Übertragung in verschiedenen Spannungsbereichen und Samplefrequenzen bereitgestellter Daten auf den entsprechenden Kern des Multicore-Prozessors über den Schalter. Von Datenumwandlungselementen in den Eingabeblöcken werden Daten aus den Datenquellen, die verschiedene Spannungsbereiche und Samplefrequenzen aufweisen, in Daten mit einem für den Raumschalter geeigneten Spannungsbereich und Samplefrequenz umgewandelt. Analog werden Daten aus dem Raumschalter von den Datenumwandlungselementen in den Ausgabeblöcken in Daten, die einen für den entsprechenden Kern des Multicore-Prozessors geeigneten Spannungsbereich und Samplefrequenz aufweisen, umgewandelt. In einer Ausführungsform werden Pegelwandler und FIFO-Puffer in den Eingabe- und Ausgabeblöcken eingesetzt.
-
Symmetric Matrix Inversion
Filed IN Patent Application No. 3262/CHE/2011 dated 21-09-2011
Other inventors -
-
Matrix inversion Hardware
Filed IN 2473/CHE/2010
High Speed matrix inversion circuit for multicore processors
Other inventors -
Courses
-
Data Scientists Toolbox- coursera
-
-
Exploratory Data Analysis
-
-
R Programming -Coursera
-
Projects
-
WLAN
-
Design of complete RF chain for a IEEE 802.11a/b/g/N WLAN for rural internet.
Specification and design of WLAN transceiver
modules for the same.
Test Scores
-
GMAT
Score: 680
Languages
-
English
Native or bilingual proficiency
-
Hindi
Limited working proficiency
-
Bengali
Limited working proficiency
Recommendations received
4 people have recommended Tim
Join now to viewMore activity by Tim
-
A 23-page research paper reveals the number 1 method Hedge Funds use to beat the market: Time Series Momentum This is how: 🧵 1. What Is Time…
A 23-page research paper reveals the number 1 method Hedge Funds use to beat the market: Time Series Momentum This is how: 🧵 1. What Is Time…
Liked by Tim Mazumdar
-
Hello all, I am happy to announce that my father's Lt Cdr Virendra Singh Rawat Navy Veteran book is published on this Diwali and is available online…
Hello all, I am happy to announce that my father's Lt Cdr Virendra Singh Rawat Navy Veteran book is published on this Diwali and is available online…
Liked by Tim Mazumdar
-
Very pleased to have contributed into two chapters of this extremely timely volume! ➡️ Chapter 11: The 6G vision: Convergence of nonterrestrial and…
Very pleased to have contributed into two chapters of this extremely timely volume! ➡️ Chapter 11: The 6G vision: Convergence of nonterrestrial and…
Liked by Tim Mazumdar
-
Fall leaves on my driveway. When I look at the pattern I think of Poisson’s distribution and photons landing on an image sensor. Then I move on to…
Fall leaves on my driveway. When I look at the pattern I think of Poisson’s distribution and photons landing on an image sensor. Then I move on to…
Liked by Tim Mazumdar
-
I watched a 20-year-old company with ₹10 crore profits get rejected by 12 VCs in 6 months. A family office picked them up in 4 days. Last month…
I watched a 20-year-old company with ₹10 crore profits get rejected by 12 VCs in 6 months. A family office picked them up in 4 days. Last month…
Liked by Tim Mazumdar
-
95% of Bengaluru unicorns report losses in FY24 But somehow, we still think raising VC money = building a successful business. Here's the reality no…
95% of Bengaluru unicorns report losses in FY24 But somehow, we still think raising VC money = building a successful business. Here's the reality no…
Liked by Tim Mazumdar
Other similar profiles
Explore more posts
-
Codasip
🚗 Codasip L735 and L739 are now TÜV SÜD certified for ISO 26262 functional safety! The L735 has been certified up to ASIL-B, and the L739 up to ASIL-D—making them ready for deployment in safety-related automotive applications. Developed using Codasip’s certified IP development process and Codasip Studio, these cores are part of the Codasip 700 Family, which also supports Bounded Customization for performance tuning and differentiation. 👉 Read the full announcement: https://lnkd.in/efE4mvSx
1 Comment -
RISC-V International
📈 RISC-V is exceeding expectations. New 2025 analysis reveals that RISC-V-enabled silicon solutions have surpassed 25% market penetration for the first time, with projections to exceed 20B units by 2031. RISC-V IP revenue is also on the rise, expected to surpass $2B by 2031, driven by advancements in high-performance CPU cores and the integration of AI functionality across every market segment, including Edge AI. 💡 Want to learn more about what’s driving this growth? Join Rich Wawrzyniak from The SHD Group for his keynote: “RISC-V Outperforming Expectations” at RISC-V Summit North America > https://lnkd.in/eHM5Urax #RISCVSummit #RISCV #Semiconductors #AI #EdgeAI #TechInnovation #FutureOfTech
1 Comment -
Synopsys Photonic Solutions
Article: Ericsson and McGill University unveil silicon photonic chip to enable high capacity and energy efficient optical interconnections in 6G RAN Ericsson and the Photonic System Group of McGill University, led by Prof. David Plant, demonstrated a photonic system-on-chip capable of controlling carrier laser’s polarization changes with time, so enabling the use of cost effective co-packaged optics (CPO) transceivers in radio communication systems. Read more: https://lnkd.in/gfTuHzBg #photonics
Explore collaborative articles
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
Explore MoreOthers named Tim Mazumdar
3 others named Tim Mazumdar are on LinkedIn
See others named Tim Mazumdar