LAN8720A数据手册_lan8720a数据手册,lan8720a中文手册资源-CSDN下载

网口phy芯片

5星 · 超过95%的资源需积分: 46 49 浏览量 2018-03-28 15:03:00 上传评论收藏 1.18MB PDF 举报

资源推荐

资源详情

资源评论

 2016 Microchip Technology Inc. DS00002165B-page 1

Highlights

• Single-Chip Ethernet Physical Layer Transceiver

(PHY)

• Comprehensive flexPWR

Technology

- Flexible Power Management Architecture

- LVCMOS Variable I/O voltage range: +1.6V

to +3.6V

- Integrated 1.2V regulator

• HP Auto-MDIX support

• Miniature 24-pin QFN/SQFN lead-free RoHS

compliant packages (4 x 4mm).

Target Applications

• Set-Top Boxes

• Networked Printers and Servers

• Test Instrumentation

• LAN on Motherboard

• Embedded Telecom Applications

• Video Record/Playback Systems

• Cable Modems/Routers

• DSL Modems/Routers

• Digital Video Recorders

• IP and Video Phones

• Wireless Access Points

• Digital Televisions

• Digital Media Adapters/Servers

• Gaming Consoles

• POE Applications (Refer to Application Note

17.18)

Key Benefits

• High-Performance 10/100 Ethernet Transceiver

- Compliant with IEEE802.3/802.3u (Fast

Ethernet)

- Compliant with ISO 802-3/IEEE 802.3

(10BASE-T)

- Loop-back modes

- Auto-negotiation

- Automatic polarity detection and correction

- Link status change wake-up detection

- Vendor specific register functions

- Supports the reduced pin count RMII inter-

face

• Power and I/Os

- Various low power modes

- Integrated power-on reset circuit

- Two status LED outputs

- Latch-Up Performance Exceeds 150mA per

EIA/JESD 78, Class II

- May be used with a single 3.3V supply

• Additional Features

- Ability to use a low cost 25Mhz crystal for

reduced BOM

• Packaging

- 24-pin QFN/SQFN (4x4 mm) Lead-Free

RoHS Compliant package with RMII

• Environmental

- Extended commercial temperature range 

(0°C to +85°C)

- Industrial temperature range version avail-

able (-40°C to +85°C)

LAN8720A/LAN8720AI

Small Footprint RMII 10/100 Ethernet

Transceiver with HP Auto-MDIX Support

 2016 Microchip Technology Inc. DS00002165B-page 3

LAN8720A/LAN8720AI

Table of Contents

1.0 Introduction ..................................................................................................................................................................................... 4

2.0 Pin Description and Configuration .................................................................................................................................................. 6

3.0 Functional Description .................................................................................................................................................................. 14

4.0 Register Descriptions .................................................................................................................................................................... 41

5.0 Operational Characteristics ........................................................................................................................................................... 52

6.0 Package Information ..................................................................................................................................................................... 66

7.0 Application Notes .......................................................................................................................................................................... 71

Appendix A: Data Sheet Revision History ........................................................................................................................................... 73

The Microchip Web Site ...................................................................................................................................................................... 74

Customer Change Notification Service ............................................................................................................................................... 74

Customer Support ............................................................................................................................................................................... 74

Product Identification System ............................................................................................................................................................. 75

LAN8720A/LAN8720AI

DS00002165B-page 4  2016 Microchip Technology Inc.

1.0 INTRODUCTION

1.1 General Terms and Conventions

The following is list of the general terms used throughout this document:

BYTE 8-bits

FIFO First In First Out buffer; often used for elasticity buffer

MAC Media Access Controller

RMII™ Reduced Media Independent Interface

N/A Not Applicable

X Indicates that a logic state is “don’t care” or undefined.

RESERVED Refers to a reserved bit field or address. Unless otherwise

ted, reserved bits must always be zero for write opera-

tions. Unless otherwise noted, values are not guaranteed

whe

n reading reserved bits. Unless otherwise noted, do

not read or write to reserved addresses.

SMI Serial Management Interface

1.2 General Description

The LAN8720A/LAN8720Ai is a low-power 10BASE-T/100BASE-TX physical layer (PHY) transceiver with variable I/O

voltage that is compliant with the IEEE 802.3-2005 standards.

The LAN8720A/LAN8720Ai supports communication with an Eth

ernet MAC via a standard RMII interface. It contains a

full-duplex 10-BASE-T/100BASE-TX transceiver and supports 10Mbps (10BASE-T) and 100Mbps (100BASE-TX) oper-

ation. The LAN8720A/LAN8720Ai implement

s auto-negotiation to automatically determine the best possible speed and

duplex mode of operation. HP Auto-MDIX support allows the use of direct connect or cross-over LAN cables.

The LAN8720A/LAN8720Ai support

s both IEEE 802.3-2005 compliant and vendor-specific register functions. However,

no register access is required for operation. The initial configuration may be selected via the configuration pins as

described in Section 3.7, "Configuration Straps," on page 29. Register-selectable configuration options may be used to

further define the functionality of the transceiver.

Per IEEE 802.3-2005 standards, all digital interface pins are tole

rant to 3.6V. The device can be configured to operate

on a single 3.3V supply utilizing an integrated 3.3V to 1.2V linear regulator. The linear regulator may be optionally dis-

abled, allowing usage of a high efficiency external regulator for lower system power dissipation.

The LAN8720A/LAN8720Ai is available in both extended comme

rcial and industrial temperature range versions. A typ-

ical system application is shown in Figure 1-1.

剩余77页未读，继续阅读

评论收藏

内容反馈

LauraKuang

2023-07-28

该文件提供了清晰的引脚定义和引脚配置说明，帮助我准确地连接LAN8720A到我的电路板上。
乔木Leo

2023-07-28

这份数据手册提供了关于LAN8720A的详细技术规格，帮助我快速了解了该芯片的特性。
坐在地心看宇宙

2023-07-28

手册中附带的应用案例和常见问题解答为我在项目开发中遇到的困难提供了解决思路，节省了我大量的时间和精力。
FloritaScarlett

2023-07-28

数据手册中的性能参数表和时序图清晰而直观，方便了我在设计中进行性能评估和时序分析。
Friday永不为奴

2023-07-28

数据手册中的示例电路图和应用注意事项对于初学者来说非常有用，解决了我在使用LAN8720A时的一些疑惑。

liuzhengwei543210

粉丝: 1

LAN8720A数据手册

LAN8720A RJ45接口 ALTIUM AD集成封装库文件（原理图库+PCB库).zip

LAN8720数据手册

LAN8720手册

LAN8720A数据手册(中文+英文)

LAN8720A/LAN8720AI中文数据手册（带标签）

LAN8720A芯片手册

LAN8720原理图.pdf

lan8720+STM32F407原理图

LAN8720A原理图和PCB.pdf

LAN8720A中文手册,LWIP STM32F407+LAN8720

LAN8720A.pdf

stm32f107 lan8720

基于ESP3的LAN8720网卡设计原理图和PCB设计

PHY网络芯片LAN8720数据手册

STM32F4-LAN8720A的移植方法.rar_LAN8720A stm32_STM32 PHY_lan8720 stm3

PHY芯片LAN8720A datasheet

FPGA基础入门－局域网物理层芯片通信LAN8720A工程文件

LAN8720A 原理图

中文版LAN8720A_LAN8720AI.zip

LAN8720+stm32F767 使用hal库+lwip2.0，调试通过udp协议

在FPGA中实现嵌入式TCP/IP通信协议栈

STM32 网口驱动 LAN8720

STM32F429驱动LAN8720A以太网模块，实现TCP数据通信【支持STM32F4系列单片机】.zip

RTLduino-RTL8720DN-board-fritzing-part:RTLduino-RTL8720DN板的压花部分

以太网PHY芯片直接使用FPGA驱动的参考代码

开发板芯片数据手册：LAN8720A.pdf

LAN+8720网络模块

LAN8720A-高性能10Mbps&100Mbps以太网收发器-中文数据手册.pdf

LAN8710A DATASHEET

【C++】STL——stack OJ练习：最小栈、栈的压入弹出序列、逆波兰表达式求值

中国银联多渠道2.1规范

最新资源