Control of A Uniform Step Asymmetrical Multilevel Inverter Using Particle Swarm Optimization
Control of A Uniform Step Asymmetrical Multilevel Inverter Using Particle Swarm Optimization
Keywords: Uniform step asymmetrical multilevel inverter (USAMI), Harmonic Elimination Strategy (HES), Particle Swarm Optimization
(PSO), Sinusoidal Pulse-Width Modulation (SPWM).
Sowa kluczowe: przeksztatniki USAMI, sterowanie, eliminacja harmonicznych, algorytm rojowy.
1. Introduction
Multilevel inverters have been widely used in last years
for high-power applications [1]. Variable-speed drives have
reached a wide range of standard applications such as
pumps, fans and others. Many of these applications use
medium-voltage motors (2300, 3300, 4160 or 6600V), due
to their lower current ratings in higher power levels [2].
Static Var compensators and active filters are other
applications that use multilevel converters [3].
Several topologies of multilevel inverters have been
studied and presented. Among them, neutral point clamped
inverters [4], flying capacitors inverters also called
imbricated cells [5], and series connected cells inverters
also called cascaded inverters [6]. The industry often has
used the neutral-point-clamped inverter [7]. However, the
topology that uses series connected cells inverters presents
some advantages, as smaller voltage rate (dU/dt) due to
existence of higher number levels, producing less commonmode voltage across motor windings [8]. Furthermore, this
topology is simple and its modular configuration makes it
easily extensible for any number of desired output voltage
levels. Fig.1a shows the basic diagram of this topology with
k partial cells represented by Fig.1b. The jth single-phase
inverter is supplied by a dc-voltage source Udj (j 1k).
The relationship between the number of series-connected
single-phase inverters in each phase and the number of
output voltage levels generated by this topology,
respectively k and N, is given by: N 2k 1, in the case
where there are equal voltages in all partial inverters.
In all the well-known multilevel converter topologies, the
number of power devices required depends on the output
voltage level needed [9]. However, increasing the number
of power semiconductor switches also increases the
converter circuit and control complexity and the costs. To
provide a large number of output levels without increasing
the number of converters, a uniform step asymmetrical
multilevel inverters (USAMI) can be used [10].
The key issue in designing an effective multilevel
inverter is to ensure that the Total Harmonic Distortion
(THD) of the output voltage waveform is within acceptable
limits. Harmonic Elimination Strategy (HES) has been
intensively studied in order to achieve low THD [11]. The
output voltage waveform analysis using Fourier theory
produces a set of non-linear transcendental equations. The
Ud1
Sj1
Sj2
Sj1
Sj2
Us Udj
Ud2
Upj
b)
Udk
a)
173
M jx M 'jx 1
(1)
F j M jx M 'jx F j 1, 0, 1
(2)
U pj F j U dj U pj U dj , 0, U dj
U s U p1 U p 2 U pk
174
U dj 1 2U dl
(5)
l 1
N 1 2
(6)
U dj
U d1
j 1
Us = Up1 + Up2
1
0
-1
-2
Up2
-3
1
2
Parcial cells
(0)
f
m c
fr
2 Ar
r
N 1 Ac
(7)
(8)
Uab (KV)
(9)
n 1
cos(n i )
i 1
p 3
3
r
cos( i )
4
i 1
p 3
cos(n i ) 0 for n 5, 7
i 1
(10)
-0.5
-1
-1.5
0
0.005
0.01
0.015
0.02
time (s)
Fig. 3. Output voltage Uab of the 7-level USAMI controlled by the
SPWM (with m 18 and r 0.85)
100
Ampl. (% of Fund.)
60
fundamental companent
harmonic of rank 2
40
harmonic of rank 4
10
20
30
40
50
60
70
harmonic ranks
Fig. 4. Frequency content of the output voltage Uab with the SPWM
strategy (with m 18 and r 0.85)
pUd1
Us
3/2
1 2 .. p
/2
3
3
F (1 , 2 , 3 ) cos( n )
4
n 1
20
0 1 2 3
THD 11.06 %
80
4U d 1
n
0.5
U s U n sin(nt ), with U n
-pUd1
(12)
cos(5 n ) cos(7 n )
n 1
n 1
175
Global best
performance
New
position
Current
position
Current velocity
Fig. 6. Concept of modification of searching points
THD
(15)
p 3
cos( i )
i 1
pi ( j 1) p i ( j ) vi ( j )
176
1 p 3
n cos(n i )
n 5,7 ,...
i 1
90
(13)
Theta1
Theta2
Theta3
80
70
60
50
40
30
20
10
0
0.3
0.5
0.7
0.9
1.1
1.3
modulation rate, r
Fig. 7. All switching angles versus r for a 7-level USAMI
35
1.5
30
Uab (KV)
THD (%)
25
20
15
0.5
0
-0.5
10
-1
5
0
0.3
-1.5
0.5
0.7
0.9
1.1
1.3
0.005
0.01
modulation rate, r
Fig. 8. THD versus r for all switching angles
100
70
60
50
40
30
20
10
0.7
0.9
1.1
THD 9.32 %
Ampl. (% of Fund.)
Theta1
Theta2
Theta3
80
0.5
80
60
20
THD (%)
25
20
15
10
5
1.1
1.3
modulation rate, r
Fig. 10. THD for the switching angles that give the lowest THD
1
20
30
40
50
60
70
0.8
0.6
ias (KA)
Cost function 10 4
10
Fig. 13. Frequency content of the output voltage Uab with the HESPSO strategy (with r 0.85)
30
0.9
harmonic ranks
35
0.7
harmonic of rank 5
harmonic of rank 7
1.3
0.5
fundamental companent
40
modulation rate, r
0
0.3
0.02
Fig. 12. Output voltage Uab of the 7-level USAMI controlled by the
HES-PSO (with r 0.85)
90
0
0.3
0.015
time (s)
0.4
0.5
0
-0.5
0.2
-1
0
0.3
0.5
0.7
0.9
1.1
1.3
modulation rate, r
0.5
time (s)
1.5
2.5
Te (KNm)
16
12
1.5
1
1.01
1.02
0.5
time (s)
1.5
177
100
Ampl. (% of Fund.)
THD 9.69 %
80
fundamental companent
60
Control
method
Uab
THD
(%)
ias
THD
(%)
fTe
(Hz)
Te
(Nm)
Nb
of i
SPWM
11.06
9.69
775.66
2m 36
HES-PSO
9.32
3.47
2f
360.87
4p 12
harmonic of rank 2
40
harmonic of rank 4
20
10
20
30
40
50
60
70
harmonic ranks
Fig. 15. Frequency content of the stator current of the
asynchronous machine fed by a 7-level USAMI controlled by the
SPWM
1.5
ias (KA)
1
0.5
0
-0.5
-1
0
0.5
time (s)
1.5
2.5
Te (KNm)
16
12
1.5
1
1.01
1.02
REFERENCES
0
0.5
time (s)
1.5
Ampl. (% of Fund.)
100
THD 3.47 %
80
60
fundamental companent
harmonic of rank 5
40
harmonic of rank 7
20
10
20
30
40
50
60
70
harmonic ranks
Fig. 17. Frequency content of the stator current of the
asynchronous machine fed by a 7-level USAMI controlled by the
HES-PSO
178
[1] Rodriguez J., Lai J.S., Peng F.Z., Multilevel inverters: a survey
of topologies, control and applications, IEEE Trans. Power
Electron., 49 (2002), No. 3, 724-738
[2] Baoming G., Peng F.Z., de Almeida A.T., Abu-Rub H., An
Effective Control Technique for Medium-Voltage High-Power
Induction Motor Fed by Cascaded Neutral-Point-Clamped
Inverter, IEEE Trans. Ind. Electron., 57 (2010), No. 8, 26592668
[3] Kojima H., Matsui K., Tsuboi K., Static Var compensator having
active filter function for lower order harmonics, IEEE Conf. Ind.
Electron. Soc., IECON04, 2 (2004), 1133-1138
[4] Rodriguez J., Bernet S., Steimer P.K., Lizama I.E., A Survey on
Neutral-Point-Clamped Inverters, IEEE Trans. Ind. Electron., 57
(2010), No. 7, 2219-2230
[5] Huang J., Corzine K.A, Extended operation of flying capacitor
multilevel inverters, IEEE Trans. Power Electron., 21 (2006),
No. 1, 140-147
[6] Babaei E., A cascade Multilevel Converter Topology With
Reduced Number of Switches, IEEE Trans. Power Electron.,
23 (2008), No. 6, 2657-2664
[7] Kouro S., Malinowski M., Gopakumar K., Pou J., Franquelo
L.G., Wu B., Rodriguez J., Prez M.A., Leon J.I., Recent
Advances and Industrial Applications of Multilevel Converters,
IEEE Trans. Ind. Electron., 57 (2010), No. 8, 2553-2580
[8] Tolbert L.M., Peng F.Z., Habetler T.G., Multilevel converters for
large electric drives, IEEE Trans. Ind. Appl., 35 (1999), No. 1,
36-44
[9] Rodriguez J., Franquelo L.G., Kouro S., Leon J.I., Portillo R.C.,
Prats M.M., Prez M.A., Multilevel Converters: An Enabling
Technology for High-Power Applications, IEEE. Proc., 97
(2009), No. 11, 1786-1817
[10] Song-Manguelle J., Mariethoz S., Veenstra M., Rufer A., A
Generalized Design Principle of a Uniform Step Asymmetrical
Multilevel Converter for High Power Conversion, European
Conference on Power Electronics and Applications, EPE01,
Graz, Austria, 2001
[11] Dahidah M.S.A., Agelidis V.G., Selective Harmonic Elimination
PWM Control for Cascaded Multilevel Voltage Source
Converters: A Generalized Formula, IEEE Trans. Power
Electron., 23 (2008), No. 4, 1620-1630
[12] Cunnyngham T., Cascade multilevel inverters for large hybridelectric vehicle applications with variant dc sources, Master
thesis, University of Tennessee, Knoxville, 2001
[13] Kumar J., Das B., Agarwal P., Selective Harmonic Elimination
Technique for a Multilevel Inverter, Fifteenth National Power
Systems Conference, NPSC08, IIT Bombay, 2008
[14] Chiasson J.N., Tolbert L.M., McKenzie K.J., Du Z., Control of a
Multilevel Converter Using Resultant Theory, IEEE Trans.
Contr. Syst. Technol., 11 (2003), No. 3, 345-354
[15] Chiasson J.N., Tolbert L.M., McKenzie K.J., Du Z., A complete
Solution to the Harmonic Elimination Problem, IEEE Trans.
Power Electron., 19 (2004), No. 2, 491-499
[16] Salehi R., Farokhnia N., Abedi M., Fathi S.H., Elimination of
Low Order Harmonics in Multilevel Inverters Using Genetic
Algorithm, Journal of Power Electronics, 11 (2011), nr 2, 132139
[17] El-Naggar K., Abdelhamid T.H., Selective harmonic elimination
of new family of multilevel inverters using genetic algorithms,
Energy Conversion and Management, 49 (2008), nr 1, 89-95
179