VGA Configuration Algorithm Using VHDL
VGA Configuration Algorithm Using VHDL
1
Christian Plaza, 2Olga Ramos, 3Dario Amaya
{1u1802242, 2olga.ramos, 3dario.amaya}@unimilitar.edu.co
Virtual Applications Group-GAV, Nueva Granada Military University –UMNG
Abstrab- Nowadays it is important to visualize information, with the purpose of generate real-time data about
a device or a process to a user, this would help to identify problems and generate solutions in a simpler way.
A VGA controller can work with different types of resolution; this can be used to create an incredible amount
of characters, which can be useful to visualize a lot of information in an easier way, a VGA controller
generates synchronization signals produce on a FPGA (programed on VHDL language), this allows the
correct visualization on a VGA monitor.
Some of the most significant factors that can affect the frequency of synchronisms are resolution and the
refresh frequency, A VGA controller can be used in many applications due to the high processing speed of the
FPGA, it is perfect for color recognition.
Flowchart
The figure 2 show a block representation of the Fig. 4 VGA controller, initialization of variables
FPGA programming.
.
The first thing to determinate are the maximum
values for the vertical and horizontal sync signals,
those values can change depending on the
resolution and the update frequency, for these
project it will be use a 640x480 resolution working
with 60 Hz obtaining the following values
described in the [9]
[1] P. Wilson, «Design Recipes for FPGAs: Using Verilog and VHDL,» de Design Recipes for FPGAs: Using Verilog
and VHDL, Oxford, Elsevier Science, 2011-02-24, pp. 161-168.
[2] Y. Li, «Computer Principles and Design in Verilog HDL,» de Computer Principles and Design in Verilog HDL,
Japan, John Wiley & Sons, Incorporated, 2015-06-30, pp. 466-467.
[3] P. P. Chu, «Embedded SoPC Design with Nios II Processor and Verilog Examples,» de Embedded SoPC Design
with Nios II Processor and Verilog Examples, New Jersey, John Wiley & Sons, Incorporated, 2012-05-14, p.
475.
[5] L.-p. N. P. S. Chen-lu Feng, «IEEE Xplore,» 21 01 2016. [En línea]. Available:
http://ieeexplore.ieee.org.ezproxy.umng.edu.co:2048/stamp/stamp.jsp?arnumber=7387566. [Último
acceso: 07 02 2017].
[6] P. Krzysztof (Kris) Iniewski, CMOS Nanoelectronics: Analog and RF VLSI Circuits, New York: McGraw-Hil, 2011.
[8] D. G. Bailey, Design for Embedded Image Processing on FPGAs, New Zealand: Wiley, 2011-05-25.
[10] T. K. Eismin, Aircraft Electricity and Electronics, New York: McGraw-Hill Education, 2014.
[11] D. G. F. H. Wayne Beaty, Standard Handbook for Electrical Engineers, New York: McGraw-Hill Companies,
2013.
[12] M. Bass, Handbook of Optics: Volume I - Geometrical and Physical Optics, Polarized Light, Components and
Instruments, New York: McGraw-Hill Professional, 2010.
[13] M. G. J. H. Xujun Ye, «IEEE Xplore,» IEEE Xplore, 08 02 2016. [En línea]. Available:
http://ieeexplore.ieee.org.ezproxy.umng.edu.co:2048/stamp/stamp.jsp?arnumber=7399957. [Último
acceso: 07 02 2017].