Scribd
Upload
831 views10 pages

Exercises For Differential Amplifiers

The document contains 7 exercises related to computing values for differential amplifiers. Exercise 1 involves computing voltages given current and resistance values for a differential amplifier with 2 matched transistors. Exercise 2 involves finding the differential gain and transistor sizes for a circuit with 4 matched transistors. Exercise 3 requires finding transistor sizes to achieve a given differential gain and power consumption. Exercise 4 requires finding transistor sizes and differential gain given device parameters. Exercises 5-7 involve computing differential gains for various differential amplifier circuits.

Uploaded by

mohamed reda
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
831 views10 pages

Exercises For Differential Amplifiers

The document contains 7 exercises related to computing values for differential amplifiers. Exercise 1 involves computing voltages given current and resistance values for a differential amplifier with 2 matched transistors. Exercise 2 involves finding the differential gain and transistor sizes for a circuit with 4 matched transistors. Exercise 3 requires finding transistor sizes to achieve a given differential gain and power consumption. Exercise 4 requires finding transistor sizes and differential gain given device parameters. Exercises 5-7 involve computing differential gains for various differential amplifier circuits.

Uploaded by

mohamed reda
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

Exercises for

Differential Amplifiers
Exercise 1: Compute VD , VS , VDS and VGS if Iss = ID3 = 2 mA, RD = 500 Ω,
VOV3 = 0.5 V, and identical Q1 &Q2 with µnCox (W/L ) = 8 mA/V2,
Vt = 0.5 V, For VG = 0 and λ = 0. Prove also that all transistors in
saturation.
Exercise 2: Find the differential gain and (W/L) of all transistors in the
circuit below, Q3 & Q4 are matched, Q1 & Q2 are matched, all transistors
have VOV = 0.2 V, µnCox = 400 µA/V2, µpCox = 100 µA/V2, and VAn =
|VAp |= 3.6 V. Ignore channel-length modulation in biasing calculations.
Hint: λ = 1/VA
Exercise 3: The differential amplifier below should achieve a differential
gain of 40 with a power consumption of 2 mW. All transistors operate with
the same VOV . Find (W/L) of all transistors, VG3 and VG5.
(µnCox = 400 µA/V2, µpCox = 100 µA/V2, λn = 0.1 /V, λp = 0.2 /V, and
Vtn = |Vtp |= 0.4 V. Ignore channel-length modulation in biasing.
Exercise 4: The circuit below is fabricated with VAn = |VAp| = 3.6 V,
µnCox = 100 µA/V2 & µpCox = 25 µA/V2. All transistors operate with
VOV = 0.5 V. Find (W/L) of all transistors and the differential gain of the
circuit.
Exercise 5: Assume Q3 and Q4 as well Q1 and Q2 are identical. Compute the
differential gain.
Half-circuit for differential Gain
Zero voltage at symmetry line Replace Q3 by
Elementary R forms
Exercise 6: Compute the differential gain.
Differential-Mode half-circuit

v1
Exercise 7: What is the input common-mode range in the circuit below. Q1
and Q2 are Identical and RD = 500.
Use µnCox (W/L ) = 8 mA/V2 , Vt = 0.5 V and VG3 = −1 V.

 The input common-mode level is the range of DC


values that can be applied to the gate of Q1 and
Q2 (bias + signal) for which transistors remain in
saturation.
o Basically we are looking for range of DC
voltages (i.e., bias) that can be applied to Q1
and Q2 while keeping them in saturation.
o Then, for any given bias voltage, we can
calculate the range of common-mode signals
that can be applied to the circuit.
 There are two limits: 1) for Q1 and Q2 remain in
saturation, 2) for Q3 to remain in saturation.
 It is straight forward to extend this to active loads.

Exercises for Differential Amplifiers
Exercise 1: Compute VD , VS , VDS and VGS if Iss = ID3 = 2 mA, RD = 500
Exercise 2: Find the differential gain and (W/L) of all transistors in the circuit below, Q3 & Q4 ar
Exercise 3: The differential amplifier below should achieve a differential gain of 40 with a power con
Exercise 4: The circuit below is fabricated with VAn = |VAp| = 3.6 V, µnCox = 100 µA/V2 & µpCox = 25 µA/V2. All
Exercise 5: Assume Q3 and Q4 as well Q1 and Q2 are identical. Compute the differential gain.
Half-circuit for differential Gain Zero voltage at symmetry line Replace Q3 by Elementary R forms
Exercise 6: Compute the differential gain.
Differential-Mode half-circuit v1
 The input common-mode level is the range of DC values that can be applied to the gate of Q1 and Q2 (bia

You might also like