MWO Getting Started
MWO Getting Started
Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.
Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered
trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.
Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. (Cadence) contained in this document
are attributed to Cadence with the appropriate symbol. For queries regarding Cadence’s trademarks, contact the
corporate legal department at the address shown above or call 800.862.4522.
Restricted Permission:This publication is protected by copyright law and international treaties and contains trade
secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication,
or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this
publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any
way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement
grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:
1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
2. The publication may not be modified in any way.
3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other
proprietary notices and this permission statement.
4. The information contained in this document cannot be used in the development of like products or software,
whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for
consideration.
Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment
on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and
expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the
information contained in this document. Cadence does not warrant that use of such information will not infringe any
third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use
of such information.
Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in
FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.
Table of Contents
1. Introduction .................................................................................................................................... 1–1
Introducing the AWR Design Environment Platform .......................................................................... 1–1
About This Guide ....................................................................................................................... 1–2
Prerequisites ...................................................................................................................... 1–2
Contents of this Guide ......................................................................................................... 1–2
Conventions Used in This Guide ............................................................................................ 1–2
Getting Additional Information ...................................................................................................... 1–3
Cadence AWR Knowledge Base ............................................................................................ 1–3
Documentation ................................................................................................................... 1–3
Online Help ....................................................................................................................... 1–4
Online Support ................................................................................................................... 1–4
2. AWR Design Environment Platform .................................................................................................... 2–1
Starting AWR Software Programs .................................................................................................. 2–2
AWR Design Environment Platform Components ............................................................................. 2–3
Basic Operations ......................................................................................................................... 2–4
Working with Projects ......................................................................................................... 2–4
Project Contents ......................................................................................................... 2–5
Creating, Opening, and Saving Projects ........................................................................... 2–5
Opening Example Projects ........................................................................................... 2–5
Importing Test Benches ................................................................................................ 2–6
Working with Schematics and Netlists in Microwave Office ........................................................ 2–7
Adding Data to Netlists ................................................................................................ 2–8
Working with System Diagrams in VSS .................................................................................. 2–8
Connecting Element and System Block Nodes .......................................................................... 2–9
Using the Elements Browser ................................................................................................ 2–10
Adding Subcircuits to Schematics ................................................................................ 2–11
Adding Subcircuits to System Diagrams ........................................................................ 2–12
Adding Ports to Schematics and System Diagrams .......................................................... 2–12
Creating EM Structures ...................................................................................................... 2–12
Adding EM Structure Drawings ................................................................................... 2–13
Creating a Layout with Microwave Office ............................................................................. 2–14
Modifying Layout Attributes and Drawing Properties ....................................................... 2–15
Using the Layout Manager .......................................................................................... 2–16
Creating Output Graphs and Measurements ........................................................................... 2–17
Setting Simulation Frequency and Performing Simulations ........................................................ 2–18
Tuning and Optimizing Simulations .............................................................................. 2–19
Using Command Shortcuts ................................................................................................. 2–19
Using Scripts and Wizards .......................................................................................................... 2–20
Using Online Help ..................................................................................................................... 2–20
3. Microwave Office: Importing Data Files ............................................................................................. 3–1
Importing an S-parameter Data File ................................................................................................ 3–1
Creating a New Project ........................................................................................................ 3–1
Importing Data Files ........................................................................................................... 3–1
Plotting a Data File Directly ......................................................................................................... 3–2
Adding a Data File to the Schematic .............................................................................................. 3–4
Creating a Schematic ........................................................................................................... 3–4
Placing a Data File in a Schematic .......................................................................................... 3–4
Specifying the Simulation Frequency ...................................................................................... 3–6
Simulating a Schematic with a Data File .................................................................................. 3–7
• The Microwave Office Getting Started Guide provides step-by-step examples that show you how to use Microwave
Office software to create circuit designs.
• The AWR Analyst Getting Started Guide provides step-by-step examples that show you how to use Analyst software
to create and simulate 3D EM structures from the Microwave Office program.
• Microwave Office MMIC Getting Started Guide provides step-by-step examples that show you Monolithic Microwave
Integrated Circuit (MMIC) features and designs.
• AWR Visual System Simulator Getting Started Guide provides step-by-step examples that show you how to use VSS
software to create system simulations and to incorporate Microwave Office software circuit designs.
To set up the AWR Design Environment software for PCB style design, choose Tools > Create New Process to display
the Create New Process dialog box, then click the Help button for details on using this tool.
VSS software enables you to design and analyze end-to-end communication systems. You can design systems composed
of modulated signals, encoding schemes, channel blocks and system level performance measurements. You can perform
simulations using the VSS software predefined transmitters and receivers, or you can build customized transmitters and
receivers from basic blocks. Based on your analysis needs, you can display BER curves, ACPR measurements,
constellations, and power spectrums, to name a few. VSS software provides a real-time tuner that allows you to tune the
designs and then see your changes immediately in the data display.
Microwave Office software enables you to design circuits composed of schematics and electromagnetic (EM) structures
from an extensive electrical model database, and then generate layout representations of these designs. You can perform
simulations using any of the Cadence AWR simulation engines, such as a linear simulator; the Cadence APLAC® HB
simulator for nonlinear frequency-domain simulation and analysis; the AXIEM 3D-planar EM simulator; the Analyst
3D-FEM simulator; or transient circuit simulators (the APLAC transient simulator or an optional Spectre simulator), and
display the output in a wide variety of graphical forms based on your analysis needs. You can then tune or optimize the
designs and your changes are automatically and immediately reflected in the layout. Statistical analysis allows you to
analyze responses based on statistically varying design components.
The tool set spans the entire IC design flow, from system-level to circuit-level design and verification, including design
entry and schematic capture, time- and frequency-domain simulation and analysis, physical layout with automated
device-level place and route and integrated design rule checker (DRC), 3D full-field solver-based extraction with industry
gold standard high-speed extraction technology from OEA International, and a comprehensive set of waveform display
and analysis capabilities supporting complex RF measurements.
At the core of the AWR Design Environment platform capability is advanced object-oriented technology. This technology
results in software that is compact, fast, reliable, and easily enhanced with new technology as it becomes available.
Prerequisites
You should be familiar with Microsoft® Windows® and have a working knowledge of basic circuit and/or system design
and analysis.
This document is available as a download from the Cadence AWR Knowledge Base.
If you are viewing this guide as online Help and intend to work through the examples, you can download and print out
the PDF version for ease of use.
In the Microwave Office Getting Started Guide the subsequent chapters take you through hands-on examples that show
you how to use Microwave Office software to create circuit designs including layout and AXIEM 3D planar EM layout
and simulation.
In the Analyst Getting Started Guide the subsequent chapters take you through hands-on examples that show use of the
Analyst 3D Electromagnetic simulator for 3D EM simulation within Microwave Office software. Use of 3D parametric
layout cells and a 3D Layout Editor is included.
In the Microwave Office MMIC Getting Started Guide the subsequent chapters take you through hands-on examples that
allow you to work with Monolithic Microwave Integrated Circuit (MMIC) features and designs.
In the AWR Visual System Simulator Getting Started Guide the subsequent chapters take you through hands-on examples
that show you how to use VSS software to create system simulations and to incorporate Microwave Office software
circuit designs.
Item Convention
Anything that you select (or click on) in the AWR Design Shown in a bold alternate font. Nested menu selections are
Environment program, such as menus, nested submenus, shown with a ">" to indicate that you select the first menu
menu options, dialog box options, buttons, and tab names item and then select the submenu item:
Item Convention
Press Alt+F1.
File names and directory paths Shown in italics:
• Application Notes - Technical papers on various topics written by Cadence or our partners.
• Examples - Pages explaining project examples in the installed software or available for download.
• Licensing - A step-by-step guide to resolving most licensing problems.
• Questions - Frequently Asked Questions (FAQs) and answers for common customer issues.
• Scripts - Scripted utilities to help solve specific problems.
• Documentation - Downloadable copies of the latest released documentation.
• Videos - Short technical videos on how to accomplish specific tasks.
Documentation
Documentation for the AWR Design Environment platform includes:
• What's New in AWR Design Environment v16? presents the new or enhanced features, elements, system blocks, and
measurements for the current release. This document is available in the Help by clicking the Windows Start button
and choosing AWRDE 16 > AWR Design Environment Help and then expanding the Cadence AWR Design Environment
node on the Contents tab, or by choosing Help > What's New while in the program.
• The AWR Design Environment Installation Guide describes how to install the AWR Design Environment platform
and configure it for locked or floating licensing options. It also provides licensing configuration troubleshooting tips.
This document is downloadable from the Cadence AWR Knowledge Base.
• The AWR Design Environment User Guide provides an overview of the AWR Design Environment platform including
chapters on the user interface; using schematics/system diagrams, data files, netlists, graphs, measurements, and output
files; using variables and equations in projects, and more. In addition, an appendix providing guidelines for starting a
new design is included.
• The AWR Design Environment Simulation and Analysis Guide discusses simulation basics such as swept parameter
analysis, tuning/optimizing/yield, and simulation filters; and provides simulation details for DC, linear, AC, harmonic
balance, transient, and EM simulation/extraction theory and methods.
• The AWR Design Environment Dialog Box Reference provides a reference of many program dialog boxes with dialog
box graphics, overviews, option details, and information on how to access each dialog box.
• The AWR API Scripting Guide explains the basic concepts of AWR Design Environment scripting and includes coding
examples. It also provides information on the most useful objects, properties, and methods for creating scripts in the
AWR Script Development Environment (AWR SDE). In addition, this guide contains the AWR Design Environment
Component API list.
• The Quick Reference document lists keyboard shortcuts, mouse operations, and tips and tricks to optimize your use
of the AWR Design Environment platform. This document is available within the program by choosing Help > Quick
Reference. This is an excellent document to print and keep handy at your desk.
• Context sensitive Help is available for most operations or phases of design creation. To view an associated Help topic,
press the F1 key during design creation.
• The AWR Microwave Office Layout Guide, which contains information on creating and viewing layouts for schematics
and EM structures, including use of the Layout Manager, Layout Process File, artwork cell creation/editing/properties,
Design Rule Checking, and other topics.
• The AWR Microwave Office Element Catalog, which provides complete reference information on all of the electrical
elements that you use to build schematics.
• The AWR Microwave Office Measurement Catalog, which provides complete reference information on the
"measurements" (for example, computed data such as gain, noise, power, or voltage) that you can choose as output
for your simulations.
• The AWR Visual System Simulator System Block Catalog, which provides complete reference information on all of
the system blocks that you use to build systems.
• The AWR Visual System Simulator Measurement Catalog, which provides complete reference information on the
measurements you can choose as output for your simulations.
• The AWR Visual System Simulator Modeling Guide, which contains information on simulation basics, RF modeling
capabilities, and noise modeling.
Documentation for the 3D Editor and Cadence Analyst™-MP multi-physics simulator (stand-alone product for
multi-physics types of EM problems) includes:
• The What's New in Analyst-MP v16 (Analyst_Whats_New.pdf), which presents the new or enhanced features for both
the 3D Layout Editor and Analyst-MP simulator software.
• The Analyst-MP Getting Started Guide (Analyst_Getting_Started.pdf), which provides step-by-step examples that
show you how to use Analyst-MP simulator software.
• The Analyst User Guide (Analyst_User_Guide.pdf), which provides an overview of the 3D Editor and Analyst-MP
simulator software; including chapters on the user interface, structures, simulations, post-processing, variables, data
files, and scripting.
Online Help
All AWR Design Environment documentation is available as on-line Help.
To access online Help, choose Help from the menu bar or press F1 anywhere in the program. Context sensitive help is
available for elements and system blocks in the Elements Browser and within schematics or system diagrams, and for
measurements from the Add/Modify Measurement dialog box.
Online Support
The Cadence Learning and Support System is available from the Cadence Support website. You can navigate to this site
from the AWR Design Environment platform by choosing Help > Get Technical Support.
Create Project
File > New Project or File > New with Library
Create Graphs/Measurements
Project > Add Graph
Project > Add Measurement
Simulate Circuit
(Microwave Office) Simulate > Analyze
(VSS) Simulate > Run Sys. Sim.
Automatically: Automatically:
*Updates Schem./Sys. Diagrams *Updates Schem./Sys. Diagrams
*(Microwave Office) Updates Layout *(Microwave Office) Updates Layout
*Simulates *Simulates
*Updates Results/Graphs *Updates Results/Graphs
This chapter describes the windows, menus and basic operations for performing the following tasks in the AWR Design
Environment platform:
NOTE: The Quick Reference document lists keyboard shortcuts, mouse operations, and tips and tricks to optimize your
use of the AWR Design Environment platform. Choose Help > Quick Reference to access this document.
Title bar
Menu bar
Toolbar
Project Browser
System diagrams
Circuit schematics
Workspace
Tabs
Status Window
Status bar
If the AWR Design Environment platform was not configured during installation to display in your Start menu, start the
application by double-clicking the This PC icon on your desktop, opening the drive and folder where you installed the
program, and double-clicking on MWOffice.exe, the AWR Design Environment platform application.
Component Description
Title bar The title bar displays the name of the open project and any Process Design Kit (PDK) used with
the project.
Menu bar The menu bar comprises the set of menus located along the top of the window for performing
a variety of Microwave Office and VSS tasks.
Toolbar The toolbar is the row of buttons located just below the menu bar that provides shortcuts to
frequently used commands such as creating new schematics, performing simulations, or tuning
parameter values or variables. The buttons available depend on the functions in use and the
active window within the design environment (as well as any customization of toolbar button
groups). Position the cursor over a button to view the button name/function.
Workspace The workspace is the area in which you design schematics and diagrams, draw EM structures,
view and edit layouts, and view graphs. You can use the scrollbars to move around the workspace.
You can also use the zoom in and zoom out options from the View menu.
Project Browser Located by default in the left column of the window, this is the complete collection of data and
(Project tab) components that define the currently active project. Items are organized into a tree-like structure
of nodes and include schematics, system diagrams and EM structures, simulation frequency
settings, output graphs, user folders and more. The Project Browser is active when the AWR
Design Environment platform first opens, or when you click the Project tab. Right-click a node
in the Project Browser to access menus of relevant commands.
Elements Browser The Elements Browser contains a comprehensive inventory of circuit elements for building your
(Elements tab) schematics, and system blocks for building system diagrams for simulations. The Elements
Browser displays by default in the left column in place of the Project Browser when you click
the Elements tab.
Layout Manager The Layout Manager contains options for viewing and drawing layout representations, creating
(Layout tab) new layout cells, and working with artwork cell libraries. The Layout Manager displays by
default in the left column in place of the Project Browser when you click the Layout tab.
Status Window (Status The Status Window displays error, warning, and informational messages about the current
Window tab) operation or simulation. The Status Window displays by default at the bottom of the workspace
when you click the Status Window tab.
Status bar The bar along the very bottom of the design environment window that displays information
dependent on what is highlighted. For example, when an element in a schematic is selected, the
element name and ID displays. When a polygon is selected, layer and size information displays,
and when a trace on a graph is selected, the value of a swept parameter displays.
You can invoke many of the functions and commands from the menus and on the toolbar, and in some cases by
right-clicking a node in the Project Browser. This guide may not describe all of the ways to invoke a specific task.
Basic Operations
This section highlights the windows, menu choices, and commands available for creating simulation designs and projects
in the AWR Design Environment platform. Detailed use information is provided in the chapters that follow.
Project Contents
Because Microwave Office software and VSS software are fully integrated in the AWR Design Environment platform,
you can start a project based on a system design using VSS software, or on a circuit design using Microwave Office
software. The project may ultimately combine all elements. You can view all of the components and elements in the
project in the Project Browser. Modifications are automatically reflected in the relevant elements.
A project can include any set of designs and one or more linear schematics, nonlinear schematics, EM structures, or
system level blocks. A project can include anything associated with the designs, such as global parameter values, imported
files, layout views, and output graphs.
When you first start the AWR Design Environment platform, a default empty project titled "Untitled Project" is loaded.
Only one project can be active at a time. The name of the active project displays in the main window title bar.
After you create (name) a project, you can create your designs. You can perform simulations to analyze the designs and
see the results on a variety of graphical forms. Then, you can tune or optimize parameter values and variables as needed
to achieve the desired response. You can generate layout representations of the designs, and output the layout to a DXF,
GDSII, or Gerber file. See Appendix B, New Design Considerations in AWR Design Environment User Guide in the
AWR Design Environment User Guide for advanced guidelines on starting a new design. You can also transfer technology
and design information with Virtuoso and DE-HDL/Allegro platforms through a Cadence Unified Library. See Appendix E,
AWR Design Environment Interoperability with Virtuoso and Allegro in AWR Design Environment User Guide in the
AWR Design Environment User Guide for details.
To create a project choose File > New Project. Name the new project and the directory you want to write it to by choosing
File > Save Project As. The project name displays in the title bar.
To open an existing project, choose File > Open Project. To save the current project, choose File > Save Project. When you
save a project, everything associated with it is automatically saved. Cadence AWR® projects are saved as *.emp files.
Cadence provides a number of project examples (*.emp files) in the installation directory to demonstrate key concepts,
program functions and features, and show use of specific elements.
The Open Example Project dialog box displays with columns for the project name and keywords associated with each
example project.
2. Filter the list using "getting_started" as a keyword by Ctrl-clicking the Keywords column header and typing
"getting_started" in the text box at the bottom of the dialog box.
As shown in the following figure, the example list is filtered to display only those projects that have the "getting_started"
keyword associated with them.
NOTE: You can filter examples by keyword or by file name. An inverted triangle in the column header indicates the
column on which your search is filtered. Press the Ctrl key while clicking a column header to change which column is
used to filter.
Cadence provides several test bench examples that can serve as design guides for various applications such as mixers,
amplifiers, and oscillators. These test benches are set up for import into your working project.
To create a schematic, right-click Circuit Schematics in the Project Browser, choose New Schematic, and then specify a
schematic name.
To create a netlist, right-click Netlists in the Project Browser, choose New Netlist, and then specify a netlist name and
type.
After you name the schematic or netlist, a window for it opens in the workspace and the Project Browser displays the
new item as a subnode under Circuit Schematics or Netlists. In addition, the menu bar and toolbar display new command
choices and buttons particular to building and simulating schematics or netlists.
A Schematic window or
Netlist window opens in
the workspace
or
When you create a netlist, an empty netlist window opens into which you type a text-based description of a schematic.
Netlist data is arranged in blocks in a particular order, where each block defines a different attribute of an element such
as units, equations, or element connections. For more information about creating netlists, see “Creating a Netlist” in AWR
Design Environment User Guide.
After you name the system diagram, a window for it opens in the workspace and the Project Browser displays the new
item as a subnode under System Diagrams. In addition, the menu bar and toolbar display new command choices and
buttons particular to building and simulating systems.
• To connect element or system block nodes with a wire, position the cursor over a node. The cursor displays as a wire
coil symbol. Click at this position to mark the beginning of the wire and drag the mouse to a location where a bend is
needed. Click again to mark the bend point. You can make multiple bends.
• Right-click to undo the last wire segment added.
• To start a wire from another wire, select the wire, right-click and choose Add wire, then click to mark the beginning
of the wire.
• To terminate a wire, click on another element node or on top of another wire.
• To cancel a wire, press the Esc key.
• When placing or positioning an element, alignment guidelines automatically display when the element nodes align
with another element. To automatically add a wire between the nodes, press the Shift key when placing the element.
Circuit elements include models, sources, ports, probes, measurement devices, data libraries, and model libraries that
can be placed in a circuit schematic for linear and non-linear simulations.
System blocks include channels, math tools, meters, subcircuits, and other models for system simulations.
• To view elements or system blocks, click the Elements tab. The Elements Browser replaces the Project Browser
window.
• To expand and collapse the model categories, click the + or - symbol to the left of the category name to view or hide
its subcategories. When you click on a category/subcategory, the available models display in the lower window pane.
If there are more models than the window can show, a vertical scroll bar displays to allow you to scroll down to see
all of the models.
• To place a model into a schematic or system diagram, simply click and drag it into the window, release the mouse
button, right-click to rotate it if needed, position it, and click to place it.
• To edit model parameters, double-click the element graphic in the schematic or system diagram window. An Element
Options dialog box displays for you to specify new parameter values. You can also edit individual parameter values
by double-clicking the value in the schematic or system diagram and entering a new value in the text box that displays.
Press the Tab key to move to the next parameter when editing.
NOTE: Choose Draw > More Elements to display the Add Circuit Element or Add System Block dialog box to search for
elements. Press the Ctrl key while clicking a column header to change which column is used to filter.
Subcircuits allow you to construct hierarchical circuits by including a subcircuit block in a schematic (insert a schematic
inside of another schematic). The circuit block can be a schematic, a netlist, an EM structure, or a data file.
• To add a subcircuit to a schematic, click Subcircuits in the Elements Browser. The available subcircuits display in the
lower window pane. These include all of the schematics, netlists, and EM structures associated with the project, as
well as any imported data files defined for the project.
• To use a data file as a subcircuit, you must first create or add it to the project. To create a new data file, choose Project
> Add Data File > New Data File. To import an existing data file, choose Project > Add Data File > Import Data File. Any
new or imported data files automatically display in the list of available subcircuits in the Elements Browser.
• To place the desired subcircuit, simply click it and drag it into the schematic window, release the mouse button, position
it, and click to place it.
• To edit subcircuit parameters, select the subcircuit in the schematic window, right-click, and choose Edit Subcircuit.
Either a schematic, netlist, EM structure, or data file opens in the workspace. You can edit it in the same way that you
would edit the individual circuit block types.
Subcircuits allow you to construct hierarchical systems and to import results of circuit simulation directly into the system
block diagram.
• To create a subcircuit to a system diagram, choose Project > Add System Diagram > New System Diagram or Import
System Diagram and then click Subcircuits under System Blocks in the Element Browser. The available subcircuits
display in the lower window pane.
• To place the desired subcircuit, simply click and drag it into the system diagram window, release the mouse button,
position it, and click to place it.
• To edit subcircuit parameters, select the subcircuit in the system diagram window, right-click, and choose Edit Subcircuit.
• To add a system diagram as a subcircuit to another system diagram, you must first add ports to the system that is
designated as a subcircuit.
To add ports to a schematic or system diagram, expand the Ports category in the Elements Browser. Under Circuit Elements
or System Blocks, click Ports or one of its subgroups, for example, Harmonic Balance. The available models display in
the lower window pane.
Drag the port into the schematic or system diagram window, right-click to rotate it if needed, position it, and click to
place it.
For a shortcut when placing ports and ground, click the Ground or Port buttons on the toolbar, position the ground or
port, and click to place it.
To edit port parameters, double-click the port in the schematic or system diagram window to display an Element Options
dialog box.
NOTE: You can change the port type after placing it by double-clicking the port and selecting a Port type on the Port
tab of the dialog box.
Creating EM Structures
EM structures are arbitrary multi-layered electrical structures such as spiral inductors with air bridges.
To create an EM structure, right-click the EM Structures node in the Project Browser, and choose New EM Structure.
After you specify an EM structure name and select a simulator, an EM structure window opens in the workspace and
the Project Browser displays the new EM structure under EM Structures. In addition, the menu and toolbar display new
choices particular to drawing and simulating EM structures.
An EM structure window
opens in the workspace
NOTE: The EM structure examples presented in this guide use Cadence AXIEM® 3D planar EM analysis.
Before you draw an EM structure, you must define an enclosure. The enclosure specifies things such as boundary
conditions and dielectric materials for each layer of the structure.
To define an enclosure, double-click Enclosure under your new EM structure in the Project Browser to display a dialog
box in which you can specify the required information.
After you define the enclosure, you can draw components such as rectangular conductors, vias, and edge ports in the
Layout Manager.
You can view EM structures in 2D (double-click the EM structure node in the Project Browser) and 3D (right-click the
EM structure node in the Project Browser and choose View 3D EM Layout), and you can view currents and electrical fields
using the Animate buttons on the EM 3D Layout toolbar.
Display 2D and 3D
views of the structure
Double-click to define
an Enclosure
To create a layout representation of a schematic, click the schematic window to make it active, then choose View > Layout.
A layout window tab opens with an automatically-generated layout view of the schematic.
With a schematic window active, you can also click the View Layout button on the toolbar to view the layout of a schematic.
The resulting layout contains layout cells representing electrical components floating in the layout window. Choose Edit
> Select All then choose Edit > Snap Objects > Snap Together to snap the faces of the layout cells together. The following
figure shows the layout view from the previous figure after a snap together operation.
When you choose View > View Layout, corresponding schematic components with default layout cells are automatically
generated for common electrical components such as microstrip, coplanar waveguide, and stripline elements. After the
layout is generated, the schematic window displays in blue the components that do not map to default layout cells, and
displays in magenta the components that do have default layout cells. You must use the Layout Manager to create or
import layout cells for components without them. For more information see “Using the Layout Manager”.
You can draw in the schematic layout window using the Draw tools to build substrate outlines, draw DC pads for biasing,
or to add other details to the layout. In this mode, the layout is not part of a schematic element and therefore does not
move as part of the snapping process.
To modify layout attributes and drawing properties, and to create new layout cells for elements without default cells,
click the Layout tab to open the Layout Manager.
The Layer Setup node in the Layout Manager defines layout attributes such as drawing properties (for example, line color
or layer pattern), 3D properties such as thickness, and layer mappings. To modify layer attributes, double-click the node
(named "default.lpf" in the previous figure) below the Layer Setup node. You can also import a layer process file (LPF)
to define these attributes by right-clicking Layer Setup and choosing Import Process Definition.
The Cell Libraries node in the Layout Manager allows you to create artwork cells for elements that do not have default
layout cells. The powerful Cell Editor includes such features as Boolean operations for subtracting and uniting shapes,
coordinate entry, array copy, arbitrary rotation, grouping, and alignment tools. You can also import artwork cell libraries
such as GDSII or DXF into the AWR Design Environment platform by right-clicking the Cell Libraries node and choosing
Import Cell Library.
After creating or importing cell libraries, you can browse through the libraries and select the desired layout cells to
include in your layout. Click the + and - symbols to expand and contract the cell libraries, and click the desired library.
The available layout cells display in the lower window pane.
After you define a cell library, you can assign cells to schematic elements. You can also use a cell directly in a schematic
layout by clicking and dragging the cell into an open schematic layout window, releasing the mouse button, positioning
it, and clicking to place it.
To export a schematic layout to GDSII, DXF, or Gerber formats, click the layout window to make it active, and choose
Layout > Export Layout. To export a layout cell from the cell libraries, select the cell node in the Layout Manager, right-click
and choose Export Layout Cell.
To create a graph, right-click Graphs in the Project Browser and choose New Graph to display a dialog box in which to
specify a graph name and graph type. An empty graph displays in the workspace and the graph name displays under
Graphs in the Project Browser. The following graph types are available:
To specify the data that you want to plot, right-click the new graph name in the Project Browser and choose Add
Measurement. An Add Measurement dialog box similar to the following displays to allow you to choose from a
comprehensive list of measurements.
To set VSS system simulation frequency, double-click the System Diagrams node in the Project Browser or choose Options
> Default System Options, and then specify frequency values on the Basic tab in the System Simulator Options dialog box.
To run a simulation on the active project, choose Simulate > Analyze. The simulation runs automatically on the entire
project, using the appropriate simulator (for example, linear simulator, harmonic balance nonlinear simulator, or 3D-planar
EM simulator) for the different documents of the project.
When the simulation is complete, you can view the measurement output on the graphs and easily tune and/or optimize
as needed.
You can perform limited simulations by right-clicking the Graphs node or its subnodes to simulate only the graphs that
are open, only a specific graph, or simulate for just one measurement on a graph.
The real-time tuner lets you see the effect on the simulation as you tune. The optimizer lets you see circuit parameter
values and variables change in real-time as it works to meet the optimization goals that you specified. These features are
shown in detail in the linear simulator chapter.
You can also click the Tune Tool button on the toolbar. Select the parameters you want to tune and then click the Tune
button to tune the values. As you tune or optimize, the schematics and associated layouts are automatically updated!
When you re-run the simulation, only the modified portions of the project are recalculated.
Scripts are Visual Basic programs that you can write to do things such as automate schematic-building tasks within the
AWR Design Environment platform software. To access scripts, choose Tools > Scripting Editor or any of the options on
the Scripts menu.
Wizards are Dynamic Link Library (DLL) files that you can author to create add-on tools for the AWR Design Environment
platform; for example, a filter synthesis tool or load pull tool. Wizards display under the Wizards node in the Project
Browser.
To access online Help, choose Help from the main menu bar or press the F1 key anytime during design creation. The
Help topic that displays is context sensitive-- it depends on the active window and/or type of object selected. The following
are examples:
NOTE: The Quick Reference document lists keyboard shortcuts, mouse operations, and tips and tricks to optimize your
use of the Cadence AWR Design Environment® platform. Choose Help > Quick Reference to access this document.
To create a project:
1. Right-click Data Files in the Project Browser and choose Import Data File.
2. In the dialog box that displays, browse to the C:\Program Files\AWR\AWRDE\16\Examples\ or C:\Program Files
(x86)\AWR\AWRDE\16\Examples\ directory. Select Touchstone Files as the file type, select the N73068a.s2p file, and
then click Open. The data file is added under the Data Files node in the Project Browser as shown in the following
figure.
4. Choose Simulate > Analyze. The simulation response as shown in the following figure displays.
10
0
0.1 5.1 10.1 15.1 18
Frequency (GHz)
5. Right-click the "S21 Data File" graph in the Project Browser, and choose Duplicate as > Smith. A new Smith Chart
named "S21 Data File 1" displays in the Project Browser.
6. Right-click "S21 Data File 1" in the Project Browser and choose Rename. In the Rename Graph dialog box enter "S11
Smith" as the new graph name and then click OK.
7. Double-click the measurement under the "S11 Smith" Chart in the Project Browser to display the Modify Measurement
dialog box. Change To Port Index to "1" and click OK.
8. Choose Simulate > Analyze. The simulation response as shown in the following figure displays.
18GHz
6
0.
0
2.
4
0.
0
3.
0
4.
5.0
0.2
10.0
10.0
0.2
0.4
0.6
0.8
1.0
2.0
3.0
4.0
5.0
0
-10.0
2
-0. 0
-5.
.0
-4
.0
-3
.4
-0
.0
-2
.6
-0
-0.8
Swp Min
-1.0
0.1GHz
1. Choose Project > Add Schematic > New Schematic. The New Schematic dialog box displays.
2. Type "Amp" as the schematic name and then click Create.
1. Choose Draw > Add Subcircuit. The Add Subcircuit Element dialog box displays. Select the data file listed, select
Explicit ground node, and then click OK.
Note that if you don't select Explicit ground node the data file shows two pins. You can expose the ground node by
right-clicking the subcircuit in the schematic and choosing Properties > Ground.
2. Click inside the schematic window to place the data file as a subcircuit. Note the port names "G" and "D" instead of
"1" and "2". The names are defined in the data file header. Double-click the "N76038a" data file in the Project Browser
to view or edit it.
SUBCKT
ID=S1
NET="N76038a"
G D
3. Choose Draw > Add Port or click the Port button on the toolbar.
4. Add a port on the G pin side of the SUBCKT, as shown in the following figure. A dashed wire line displays from the
port pin to the G pin when the port aligns to the pin.
5. Shift-click to place the port. The port is automatically wired to the G pin as shown.
6. Add another port on the other side of the SUBCKT block as shown in the following figure. Before placing the port,
right-click twice to rotate the port 180-degrees, then click to place the PORT element.
7. Place the cursor over the pin of the PORT element. The cursor displays as a wire coil symbol as shown in the following
figure.
8. Click, then drag the wire to pin D of the SUBCKT and click to place it. Complete the wiring of the circuit as shown
in the following figure.
9. Choose Draw > Add Ground or click the Ground button on the toolbar. Add a ground as shown in the following figure.
SUBCKT
PORT ID=S1
P=1 NET="N76038a"
Z=50 Ohm
G D
PORT
3 P=2
Z=50 Ohm
1. Choose Options > Project Options or double-click the Project Options node in the Project Browser.
2. Click the Frequencies tab.
3. Type "2" in Start, "10" in Stop, and "0.1" in Step, and then click Apply. The frequency range and steps you specified
display in Current Range.
4. Click OK.
2. Choose Simulate > Analyze. The simulation response as shown in the following figure displays. Notice that the simulation
result from the schematic looks coarse and doesn't match that of the direct data file measurement.
0
0.1 5.1 10.1 15.1 18
Frequency (GHz)
5. Choose Simulate > Analyze. The simulation response shown in the following figure displays. Notice the change in
trace from the schematic simulation.
0
0.1 5.1 10.1 15.1 18
Frequency (GHz)
1. In the AMP schematic, double-click the PORT1 Z parameter value to activate edit mode, as shown in the following
figure.
3. Choose Simulate > Analyze and view the results in the graph.
4. Save and close the project.
The following example illustrates some of the key features of the Microwave Office linear simulator.
• Creating a schematic
• Adding graphs and measurements
• Adding auto-search graph markers
• Analyzing the circuit
• Tuning the circuit
• Creating variables
• Optimizing the circuit
NOTE: The Quick Reference document lists keyboard shortcuts, mouse operations, and tips and tricks to optimize your
use of the Cadence AWR Design Environment® platform. Choose Help > Quick Reference to access this document.
To create a project:
1. Choose Options > Drawing Layers. The LPF Options dialog box displays.
2. Under the General folder in the left pane, click Units. Verify that your settings match those in the following figure.
You can choose units by clicking in the Multiplier column.
1. Choose Options > Project Options. The Project Options dialog box displays.
2. Click the Global Units tab and verify that your settings match those in the following figure. You can choose units by
clicking the arrows to the right of the display boxes.
Creating a Schematic
To create a schematic:
1. Choose Project > Add Schematic > New Schematic. The New Schematic dialog box displays.
2. Type "lpf", and click Create. A schematic window displays in the workspace and the schematic displays under Circuit
Schematics in the Project Browser.
Use the scroll arrows along the right and bottom of the schematic window to view different portions of the schematic as
you work, or to view the entire schematic choose View > View All.
1. Click the Elements tab to display the Element Browser. The Elements Browser replaces the Project Browser window.
2. If necessary, click the + symbol to the left of the Circuit Elements node to expand the elements tree.
3. Under Circuit Elements, expand the Lumped Element category , then click the Inductor group. Select the IND model
from the bottom window and drag it to the schematic as shown in the following figure.
In the Elements Browser, you can change the display of the models in the lower window by right-clicking on the
window and selecting a model display option. One useful mode is the Details option.
4. Add three more IND elements, aligning and connecting each inductor as shown in the following figure.
NOTE: You can also connect elements by moving them to snap their nodes together. When they are properly connected
a small colored square (green by default) displays at the connection point and the connection wire extends if you move
either element. If you do not see the colored square, try to drag one of the elements into place again.
5. Under the Lumped Element category, click the Capacitor group , then select the CAP model and place it on the schematic
as shown in the following figure. Right-click once before placing the capacitor to rotate it as shown.
6. Add two more CAP elements, aligning and linking each capacitor as shown in the following figure.
1. Place the cursor over the bottom node of CAP C1. The cursor displays as a wire coil symbol as shown in the following
figure.
2. Click, then drag the wire past the bottom node of CAP C2, then onto the bottom node of CAP C3, and click to place
the wire.
1. Choose Draw > Add Port or click the Port button on the toolbar.
2. Move the cursor onto the schematic, position the port on the first inductor node as shown in the following figure, then
click to place it.
3. Add another port to the right-most inductor, but right-click two times to rotate the port 180-degrees before you place
it.
Tip: When adding/moving/pasting an element in a schematic, an inference line displays when nodes between elements
align. Press the Shift key when placing an inference-aligned element to automatically add the connecting wire.
1. Double-click the IND L1 element. The Element Options dialog box displays.
2. Set the L parameter Value to "15" and click OK. The change is reflected in the schematic.
3. Repeat Steps 1 and 2 to edit the inductor and capacitor values to match those in the following figure. (To edit capacitor
values, set the C parameter value as shown.)
NOTE: Alternatively you can double-click the parameter value directly on the schematic to edit the value in-place.
Creating a Graph
To create a graph:
1. Right-click Graphs in the Project Browser and choose New Graph. You can also click the Add New Graph button on
the toolbar. The New Graph dialog box displays.
2. Type "s21 and s11" as the graph name, select Rectangular as the graph type, and click Create. The graph displays in
a window in the workspace and displays as a subgroup of Graphs in the Project Browser.
Adding a Measurement
To add measurements to the graph:
1. Right-click the "s21 and s11" graph in the Project Browser, and choose Add Measurement. The Add Measurement
dialog box displays. You can also click the Add New Measurement button on the toolbar or right-click inside the graph
window and choose Add New Measurement.
2. Select Linear > Port Parameters as the Measurement Type and S as the Measurement. Click the arrow to the right of Data
Source Name and select lpf. Click the arrows to the right of To Port Index and From Port Index and select 1 for each.
Select Mag. as the Complex Modifier, select the dB check box under Result Type, and then click OK.
3. Right-click the measurement legend in the graph and choose Duplicate Measurement.
4. Change the value in To Port Index to "2", and click OK to add a second measurement.
5. Click OK. The measurements lpf:DB(|S(1,1)|) and lpf:DB(|S(2,1)|) display under the "s21 and s11" graph in the Project
Browser.
NOTE: When adding more than one measurement to a graph, click Add instead of OK after each measurement. The Add
New Measurement dialog box remains open until you add the last measurement and click Close.
-30
-40
-50
100 300 500 700 900 1000
Frequency (MHz)
1. Right-click the graph and choose Add Auto-Search Marker to display the Add Auto-Search Marker dialog box.
2. Under Search Type select Max, then click OK to close the dialog box.
3. Click anywhere on the DB(|S(2,1)|) trace to add marker "m1" at the maximum of the trace.
4. Right-click the graph and choose Add Offset Marker to display the Add Offset Marker dialog box.
5. Set m1 as the Reference Marker, type "-3" for the y offset, and then click OK. Marker m2 is added to the DB(|S(2,1)|)
trace where the y-axis value is 3 dB down from the y-axis value of marker m1.
6. Right-click on marker "m2" and choose Add Note. The cursor changes.
7. Click on the graph and drag to form a rectangle, then release the mouse button when the desired note shape is formed.
NOTE: To match the color of the marker and the trace, right-click inside the graph window and choose Options to display
the Plot Options dialog box. Click the Markers tab and select Match text color to trace.
The following figure shows the graph with the added auto-search markers. The auto-search markers track with changes
to the trace values. Marker "m1" shifts with the trace maximum and marker "m2" shifts with the point on the trace that
is 3dB down from marker "m1".
-40
-50
100 300 500 700 900 1000
Frequency (MHz)
1. Right-click the measurement legend and choose View Source Document to activate the schematic window.
2. Click the Tune Tool button on the toolbar or choose Simulate > Tune Tool.
3. Move the cursor over the L parameter of IND L1. The cursor displays as a cross as shown in the following figure.
4. Click to activate the L parameter for tuning. The parameter displays in an alternate color.
5. Click an empty space inside the schematic or click the Tune Tool button on the toolbar to deactivate the tuner.
6. Choose View > Variable Browser to open the Variable Browser, then click the Independent tab at the bottom of the
window to only display independent variables.
7. Click the Element column header to sort by element types, then enable the remaining variables for tuning by selecting
the Tune check box for the IND L4 element and the C parameters of the CAP C1 and CAP C3 elements.
8. Add a tag to the L parameter for inductor elements L1 and L4 by typing "L" in the Tag column for each parameter.
Also add a "C" tag for the C parameter for capacitors C1 and C3.
NOTE: To open the document that contains the element (with the view zoomed to the element), click on an element
in the Element column .
13. Delete the "L" in the Tuner Tag column header to see all of the variables enabled for tuning.
14. Slide the tuners to the values shown in the following figure, and observe the resulting response on the graph of the
tuned circuit. Note that the order of elements in the Tuner may differ from that shown. Click Simulate > Analyze.
-50
-60
100 300 500 700 900 1000
Frequency (MHz)
15. Click the X at the top right of the Tuner to close it.
Creating Variables
Filters are typically symmetric circuits. To optimize the circuit while maintaining symmetry, you must change some of
the parameter values to variables.
To create variables:
IND=15 CAP=8
1. Choose View > Variable Browser. The Variable Browser dialog box displays.
2. Locate the IND and CAP variables in the Parameter column.
3. In the Optimize column, click the boxes in the IND, CAP, and CAP C2 rows.
1. In the Constrained column, click the boxes in the IND, CAP, and CAP C2 rows.
2. In the Value column for each of these variables, type "25%" to set the upper and lower constraints to the variable's
current value plus or minus twenty-five percent, then click the X at the top right of the dialog box to close it. Note
that the order of elements displayed may differ from that in the following figure.
NOTE: Click the All tab at the bottom of the Variable Browser window to display all variables and equations, including
dependent variables. Undo and Redo options are available on both the Independent and All tabs, while search and
replace capabilities are only available on the All tab.
1. In the Project Browser, right-click Optimizer Goals and choose Add Optimizer Goal. The New Optimization Goal dialog
box displays.
2. Select lpf:DB(|S(1,1)) as the Measurement. Select Meas < Goal as the Goal Type, deselect Max under Range and type "500"
as the Stop value, type "-17" as return loss Goal in dB, and then click OK.
3. Repeat Step 1, then select lpf:DB(|S(2,1)) as the Measurement, select Meas > Goal as the Goal Type, deselect Max under
Range , type "500" as the Stop value, type "-1" as the attenuation Goal in dB, and then click OK.
4. Repeat Step 1, then select lpf:DB(|S(2,1)) as the Measurement, select Meas < Goal as the Goal Type, deselect Min under
Range, type "700" as the Start value, type "-30" as the Goal in dB, and then click OK.
NOTE To add optimization goals directly in a graph, right-click on a measurement in the legend and choose Add
Optimization Goal, then draw a line in the graph that represents the goal value, slope, and start and stop range.
3. When the optimization is complete, click the X box to exit the Optimizer dialog box. The optimized response in the
following schematic and graph should display. Note that your IND and CAP values may vary slightly.
IND=16.71 CAP=9.64
m1: Maximum
DB(|S(1,1)|)
-10 180 MHz lpf
-2.9e-005 dB
DB(|S(2,1)|)
-20 lpf
-30
3dB Cutoff
-50
-60
100 300 500 700 900 1000
Frequency (MHz)
The following example demonstrates basic layout features. Microwave Office software offers many advanced features
that allow you to generate complex layouts such as MMIC circuits and various types of multi-layer boards. For more
advanced layout topics, see the AWR Microwave Office Layout Guide.
NOTE: The Quick Reference document lists additional keyboard shortcuts, mouse operations, and tips and tricks to
optimize your use of the Cadence AWR Design Environment® platform. Choose Help > Quick Reference to access this
document.
AWR Design Environment platform software supports a two-click entry mode for defining a draw or view window. In
this mode, you click once to start a window, then click a second time to define the window size, rather than clicking and
dragging the mouse to define the window. To enable this mode, choose Options > Environment Options and click the
Mouse tab, then select Two click as the Entry mode.
To create a project:
To import an LPF:
To set snap options and the database unit and grid size:
1. Choose Options > Layout Options. The Layout Options dialog box displays.
2. Click the Layout tab, and in Snap together, select Auto snap on parameter changes, then click OK.
3. Choose Options > Drawing Layers. The LPF Options dialog box displays.
4. Under the General folder in the left pane, click Grids. In the Spacing column, type "0.01" for Database Size and "0.1"
for Grid Spacing, then click OK.
For multi-technology projects, since the database unit and grid size are set specific to an individual LPF (specified
by choosing Options > Layout Options, on the Layout Options dialog box Layout tab in the Grid Options section),
schematics have database unit and grid size settings consistent with those of their assigned LPF.
1. Right-click Cell Libraries in the Layout Manager and choose Import Cell Library.
2. Browse to the C:\Program Files\AWR\AWRDE\16\Examples\ or C:\Program Files (x86)\AWR\AWRDE\16\Examples
directory and double-click it to open it.
3. Select the packages.gds file and click Open. The imported cell library displays in the Layout Manager. If a warning
message displays, click OK.
1. In the Project Browser, right-click Data Files and choose Import Data File. The Browse for File dialog box displays.
2. Browse to the C:\Program Files\AWR\AWRDE\16\Examples\ or C:\Program Files (x86)\AWR\AWRDE\16\Examples
directory and double-click it to open it.
3. Select the N76038a.s2p file and then click Open.
1. Right-click Circuit Schematics in the Project Browser, choose New Schematic, and create a schematic named "qs
layout", then click Create.
2. Choose Draw > Add Subcircuit, or click the SUB button on the toolbar to add a subcircuit. The Add Subcircuit Element
dialog box displays as shown in the following figure.
3. Select N76038a from the list and select Explicit ground node as the Grounding type.
SUBCKT
ID=S1
NET="N76038a"
G D
1. Double-click the subcircuit element in the schematic window. The Element Options dialog box displays.
2. Click the Symbol tab.
3. Select [email protected] in the list box, and then click OK.
G SUBCKT
ID=S1
NET="N76038a"
Microwave Office software has specialized microstrip elements called iCells (intelligent cells) that do not require any
parameter values for the dimensions of the element. iCells automatically inherit the necessary parameters from the
connecting element.
1. In the Elements Browser, expand the Microstrip category, then click the Lines group. Select the MLIN model and place
it onto node 1 of the N7068a subcircuit in the schematic window. Change its parameters as shown in the following
figure.
MLIN
ID=TL1 D
W=10 mil
L=100 mil
SUBCKT
G ID=S1
NET="N76038a"
2. In the Microstrip category, click the Junctions group. Select the MTEE$ model and place it in the schematic window
connected to the MLIN element as shown in the following figure.
MLIN
ID=TL1 D
MTEE$ W=10 mil
ID=TL2 L=100 mil
G SUBCKT
1 2 ID=S1
NET="N76038a"
3
3
NOTE: Elements with names ending in "$" inherit their attributes from the ports to which they connect. Elements
with names ending in "X" are created from a lookup table of EM-generated models. Thus, the name "MTEEX$" is a
microstrip tee junction based on an EM model lookup table that inherits its widths from the ports to which it connects.
3. In the Microstrip category, click the Lines group. Select the MTRACE2 model and place it in the schematic window
onto node 1 of the MTEE$ element.
4. Select the MLEF model in the same group and drag it into the schematic window. Right-click three times to rotate
the element, then position it onto node 3 of the MTEE$ element.
5. Double-click the MTRACE2 element in the schematic window to display the Element Options dialog box.
6. On the Parameters tab, edit the MTRACE2 parameters to match those shown in the following figure, then click OK.
MTRACE2
ID=X2
W=10 mil MLIN
L=200 mil ID=TL1 D
BType=2 MTEE$ W=10 mil
M=1 ID=TL2 L=100 mil
SUBCKT
G ID=S1
1 2
NET="N76038a"
3
3
MLEF
ID=TL3
W=20 mil
L=150 mil
7. Repeat steps 5 and 6 for the MLEF element to match its parameters to those shown in the previous figure.
8. Click the Substrates category, then select the MSUB model and place it on the schematic window as shown in the
following figure.
9. Double-click the MSUB element in the schematic window to display the Element Options dialog box. On the Parameters
tab, edit the MSUB parameters to match those shown in the following figure, then click OK.
MTRACE2
ID=X2
W=10 mil MLIN
L=200 mil ID=TL1 D
BType=2 MTEE$ W=10 mil
M=1 ID=TL2 L=100 mil
SUBCKT
G ID=S1
1 2
NET="N76038a"
3
MSUB
Er=9.8 3
H=10 mil
T=0.1 mil
MLEF Rho=1
ID=TL3 Tand=0
W=20 mil ErNom=9.8
L=150 mil Name=SUB1
NOTE: To synthesize physical parameters such as width and length for transmission line elements such as an MLIN,
right-click the element in a schematic and choose Synthesize to open the Transmission Line Calculator. The substrate
parameters in the Transmission Line Calculator automatically populate with values from the referenced MSUB.
10. Choose Draw > Add Port, or click the Port button on the toolbar, move the cursor onto the schematic, position the port
on the left node of the MTRACE2 element as shown in the following figure, and click again to place it.
11. Add another port to node 2 of the SUBCKT element. Right-click three times to rotate the port, position it, and click
again to place it.
12. To complete the schematic, click the Ground button on the toolbar, move the cursor into the schematic, position the
ground on node 3 of the SUBCKT element, and click again to place it.
MTRACE2 PORT
ID=X1 P=2
W=10mil MLIN Z=50 Ohm
PORT L=200 mil ID=TL1 D
P=1 BType=2 MTEE$ W=10mil
Z=50 Ohm M=1 ID=TL2 L=100 mil
G SUBCKT
1 2 ID=S1
NET="N76038a"
3
MSUB
Er=9.8 3
H=10 mil
T=0.1mil
MLEF Rho=1
ID=TL3 Tand=0
W=20mil ErNom=9.8
L=150 mil Name=SUB1
1. Double-click the "N76038a" subcircuit element in the schematic window to display the Element Options dialog box.
2. Click the Layout tab.
3. Select packages as Library Name and Alpha_212_3 in the cell list at the right of the dialog box, then click OK.
Viewing a Layout
The schematic and layout are different views of the same database. Edits made to the parameters in the schematic are
instantly updated in the layout, and edits made in the layout are instantly updated in the schematic.
To view a layout:
NOTE: To maximize work area you can "float" a tiled layout window by right-clicking its title bar and choosing Floating.
Snapping Layout
1. Choose Edit > Select All to select all of the layout cells.
2. Choose Edit > Snap Objects > Snap Together to snap all of the layout cells faces together at once.
1. If your layout displays differently, click and drag the "Alpha_212_3" cell in the layout window until it is positioned
as shown in the following figure. To rotate the cell, select it and then right-click and choose Rotate. When the cursor
displays as a 90-degree arc, hold down the mouse button and move the cursor clockwise in 45-degree increments until
the cell is properly oriented.
2. Choose Verify > Highlight Connectivity Rules. In the Connectivity Highlight Rules dialog box, select the rules and
options shown in the following figure, then click OK.
3. Choose Verify > Run Connectivity Check. An LVS errors window opens and lists any violations. If you select a violation,
the corresponding elements are highlighted in both the schematic and layout windows, as shown in the following
figure.
1. In the layout window, select the "Alpha_212_3" artwork cell. Right-click and choose Shape Properties to display the
Cell Options dialog box. You may have all the layout shapes selected from previous operations, so make sure to
deselect all the element first.
2. Click the Layout tab, select the Use for anchor check box, and click OK. The artwork cell now has an anchor symbol
as shown in the following figure.
5. Click chip cap under packages in the upper Layout Manager window, and then click the Copper box in the Actv column
of the Drawing Layer pane to enable Copper as the active layer, as shown in the following figure. (Do not select any
check boxes, as it changes other drawing layer properties.)
NOTE: Coordinate entry allows you to type in coordinate values; you can also click and drag to draw shapes.
9. Press the Tab key or Space bar again to display the Enter Coordinates dialog box.
10. Type the values "10" and "-10" in dx and dy, respectively, and click OK. (Rel is automatically selected.) The following
figure shows the resulting drawing. (You may need to adjust your view by choosing View > Zoom In or View > Zoom
Out.)
11. Click the Footprint box in the left column of the lower pane of the Layout Manager to enable Footprint as the active
layer.
12. Click the "chip cap" window to make it active.
18. Click the copper square in the "chip cap" window, and press Ctrl + C then Ctrl + V to copy and paste it. Slide the mouse
to position the copied square along the right edge of the rectangle as shown in the following figure, and click to place
it.
3. With the Ctrl key still pressed, move the cursor to the top vertex, until another square displays on that vertex. Click
again to end the line that represents the cell port.
4. An arrow displays to indicate the direction in which the cell port connects to other ports.
5. To successfully run the Connectivity Checker, you must correctly set the port properties of the artwork cell. Select
cell port 1, then right-click and choose Shape Properties.
6. In the Properties dialog box, click the Layout tab and in Model Layers select 1_0->Copper, then click OK.
7. Repeat these steps to place a port on the opposite side of the drawing, starting at the top vertex and drawing down.
8. Click the X at the top right of the "chip cap" window and click Yes when prompted to save the cell edits.
MTRACE2 PORT
ID=X1 P=2
W=10 mil MLIN Z=50 Ohm
PORT L=200 mil ID=TL1 D
P=1 BType=2 MTEE$ W=10 mil
Z=50 Ohm M=1 ID=TL2 L=100 mil
G SUBCKT
1 2 ID=S1
NET="N76038a"
3
MSUB
Er=9.8 3
H=10 mil
T=0.1 mil
MLEF Rho=1
ID=TL3 Tand=0
W=20 mil ErNom=9.8
L=150 mil Name=SUB1
3. In the Elements Browser, expand the Lumped Element category, then click the Capacitor group. Select the CAP model,
and place it in the schematic window between PORT 1 and the MTRACE2 element.
4. Double-click the CAP C1 element in the schematic window. The Element Options dialog box displays.
5. Click the Layout tab.
6. Select packages as Library Name then select "chip cap" from the list of cells, then click OK.
7. Choose View > View Layout. The new layout displays in the workspace. Choose Edit > Select All, and then Edit > Snap
Objects > Snap Together to snap the layout together. The layout and corresponding schematic are shown in the following
figures.
MTRACE2 PORT
ID=X1 P=2
W=10 mil MLIN Z=50 Ohm
PORT CAP L=200 mil ID=TL1
ID=C1 D
P=1 BType=2 MTEE$ W=10 mil
Z=50 Ohm C=1 pF M=1 ID=TL2 L=100 mil
G SUBCKT
1 2 ID=S1
NET="N76038a"
3
MSUB
Er=9.8 3
H=10 mil
T=0.1 mil
MLEF Rho=1
ID=TL3 Tand=0
W=20 mil ErNom=9.8
L=150 mil Name=SUB1
1. Double-click the MTRACE2 element in the Layout View to activate the blue grab diamonds.
2. Move the cursor over the right-most diamond until a double arrow symbol displays as shown and double-click it to
activate the routing tool.
3. Move the routing tool to another point in the direction of MTRACE2 as shown, and click to place. (Right-click to
delete the last point; press the Esc key to cancel the activity). If you move the routing tool in the opposite direction
of MTRACE2 then the final route will be flipped.
4. Continue to route points by moving the routing tool and clicking to place, then double-click to complete the routing.
NOTE: MLIN is a straight element with a width you can change in the layout. You can edit the MTRACE2 elements
in the layout to create jogs and bends and chamfered corners. You can edit the MCTRACE element to create jogs and
bends with rounded corners.
1. Choose Options > Layout Options. The Layout Options dialog box displays.
2. On the Layout tab, select Manual snap for selected objects only under Snap Together, then click OK.
1. Click the MLEF layout cell and drag it to a new position as shown in the following figure.
2. Repeat step 1 with the MTRACE2 element and the chip cap cell. Position the layout cells as shown in the following
figure.
The red lines indicate that the faces of the layout cells are not snapped together.
1. Hold down the Shift key and select the MLEF, MTRACE2, and MTEE$ layout cells in the layout window. The first
cell selected serves as the anchor.
2. Choose Edit > Snap Objects > Snap Together, or click the Snap Together button on the toolbar. Note that the chip cap
layout cell and MLIN layout cell are not snapped together.
The "snap to fit" function finishes the routing of an MTRACE2 layout cell to a specified adjacent layout cell. In this
example, the chip cap layout cell is moved and MTRACE2 re-routes to snap to the chip cap face.
1. Position the chip cap artwork cell as shown in the following figure.
3. Choose Edit > Snap to fit, or click the Snap to Fit button on the toolbar. The MTRACE2 routes to snap to the chip cap
artwork cell as shown in the following figure.
1. Choose Options > Drawing Layers to specify the file layers to export. The Drawing Layer Options dialog box displays.
2. Click the File Export Mappings folder.
3. Click DXF in the left pane. In the File Export Mapping table, click the check mark icon to the left of the Write Layer
column header to deselect all of the drawing layers. For the Copper drawing layer, type "Copper" in the File Layer
column and select its check box in the Write Layer column, then click OK.
4. Choose Layout > Export Layout. The Export Layout dialog box displays.
5. Select DXF (DXF Flat,*.dxf) in Save As Type.
6. Type "CopperLayer" as the Filename, and click Save to export the copper file layer to a DXF file.
The Cadence AWR Design Environment® platform includes both the original HB simulator and the Cadence APLAC®
HB simulator. Cadence highly recommends using the APLAC HB simulator, which is replacing the original HB simulator.
The APLAC simulator supports all but a few nonlinear models, so the original HB simulator is still included in the AWR
Design Environment platform. The APLAC simulator continues to improve every release, while the original HB simulator
is no longer being developed. The following exercises use the APLAC Simulator as specified in the Add/Modify
Measurement dialog box.
Single-Tone Analysis
A single-tone HB analysis simulates the circuit at a fundamental frequency, at integer multiples of the fundamental
frequency, and at DC. Single-tone harmonic balance requires the specification of a fundamental frequency (or a frequency
sweep) and the total number of harmonics.
Multi-Tone Analysis
Multi-tone simulations are used to determine the output of a circuit excited by two or more frequencies that cannot be
expressed as integer multiples of one another. Typical examples include the LO and RF signals in a mixer and closely
spaced tones used for intermodulation testing of amplifiers.
Nonlinear Measurements
Microwave Office software offers a large number of post-processing functions for viewing simulation results in both the
frequency and the time domain. Examples include large signal S-parameters, voltages and currents at arbitrary nodes,
intercept points, power spectra and power-added efficiency. Results may be swept over any number of arbitrary parameters.
The following example illustrates some of the key features of the Microwave Office nonlinear simulator.
NOTE: The Quick Reference document lists keyboard shortcuts, mouse operations, and tips and tricks to optimize your
use of the AWR Design Environment platform. Choose Help > Quick Reference to access this document.
To create a project:
1. Choose Options > Drawing Layers. The LPF Options dialog box displays.
2. Under the General folder in the left pane, click Units. Verify that your settings match those in the following figure.
You can choose units by clicking in the Multiplier column.
1. Choose Options > Project Options. The Project Options dialog box displays.
2. Click the Global Units tab and verify that your settings match those in the following figure. You can choose units by
clicking the arrows to the right of the display boxes.
Creating a Schematic
To create a schematic:
1. Choose Project > Add Schematic > New Schematic. The New Schematic dialog box displays.
2. Type "IV Curve", and click Create. A schematic window displays in the workspace.
3. Place the cursor over the Step node of IVCURVEI. The cursor displays as a wire coil symbol. Click, then drag the
cursor to node 1 of the GBJT transistor, and click to place the wire.
4. Repeat step 3 to connect the Swp node of IVCURVEI to node 2 of the GBJT transistor.
5. Choose Draw > Add Ground, or click the Ground button on the toolbar. Move the cursor into the schematic window
and position the ground on node 3 of the GBJT transistor, then click to place it.
2 C
GBJT
ID=GP1
1 4
B S
IVCURVEI
ID=IV1
VSWEEP_start=0 V 3 E
Swp Step
VSWEEP_stop=15 V
VSWEEP_step=0.1 V
ISTEP_start=0 mA
ISTEP_stop=10 mA
ISTEP_step=1 mA
1. In the Schematic window, double-click the IVCURVEI element. The Element Options dialog box displays.
2. Edit the parameters to the values shown in the following figure, then click OK.
1. In the Project Browser, right-click Graphs and choose New Graph. The New Graph dialog box displays.
2. Type "IV BJT" as the graph name, select Rectangular as the graph type, and click Create. The graph displays in the
workspace.
3. Right-click the "IV BJT" graph in the Project Browser, and choose Add Measurement. The Add Measurement dialog
box displays.
4. Select Nonlinear > Current in Measurement Type and IVCurve in Measurement. Select APLAC DC as the Simulator, select
IVCurve as the Data Source Name, and click OK.
5. Choose Simulate > Analyze. The simulation response in the following graph displays.
NOTE: You can disable parameter markers by right-clicking the graph and choosing Options. On the Markers tab of
the Rectangular Plot Options dialog box, clear the Param markers enabled and Param markers in legend check boxes.
p11
1000 p10
p9
p8
p7
p6
500 p5
p4
p1: Istep = 0 mA
p3
p2 p2: Istep = 1 mA
p1 p3: Istep = 2 mA
0 p4: Istep = 3 mA
p5: Istep = 4 mA
p6: Istep = 5 mA
p7: Istep = 6 mA
-500 p8: Istep = 7 mA
0 5 10 15 p9: Istep = 8 mA
p11
1000 p10
p9
p8
p7
p6
500 p5
p4
p3 p1: Istep = 0 mA
p2 p2: Istep = 1 mA
p1 p3: Istep = 2 mA
0 p4: Istep = 3 mA
p5: Istep = 4 mA
p6: Istep = 5 mA
p7: Istep = 6 mA
-500 p8: Istep = 7 mA
0 5 10 15 p9: Istep = 8 mA
1. In the Project Browser, right-click the "nonlinear_start" schematic and choose Rename Schematic. In the Rename
Schematic dialog box rename the schematic to "DC Bias", and then click Rename. Make DC Bias the active window.
2. In the Elements Browser, expand the Lumped Element category, then click the Inductor group. Select the IND model
and place it above and to the left of the GBJT transistor as shown in the following figure.
3. Place the cursor on node 1 of the GBJT transistor. The cursor displays as a wire coil symbol. Click, then move the
cursor to the right node of IND, and click once more to place the wire.
4. Double-click the IND model and set the L parameter to "1", then click OK.
5. Under Lumped Element, click the Resistor group. Select the RES model and place it as shown in the following figure
after right-clicking once to rotate the element.
IND
ID=L1
L=1 uH
2 C
GBJT
ID=GP1
1 4
B S
3 E
RES
ID=R1
R=0.5 Ohm
6. Double-click the RES model and set the R parameter to "0.5", then click OK.
7. Choose Draw > Add Ground, or click the Ground button on the toolbar and position the ground on the bottom of RES
R1 as shown in the previous figure.
8. Repeat step 7, positioning the ground on node 4 of the GBJT transistor as shown in the previous figure.
9. Expand the Sources category, then click the DC group. Select the DCVS model, place it and wire it as shown on the
left in the figure.
10. Click the Ground button on the toolbar and position the ground on the negative terminal of DCVS V1 as shown in the
following figure.
11. Click IND L1 in the Schematic window. Press Ctrl+C, then Ctrl+V to copy and paste the inductor as shown in the
following figure.
12. Connect the new IND element to node 2 of the GBJT model as shown in the following figure.
13. Copy the DCVS model and place the copy on the open node of IND L2 as shown in the following figure.
14. Double-click the DCVS V2 model and set the V parameter to "6", then click OK.
15. Click the Ground button on the toolbar and position the ground on the negative node of DCVS V2 as shown in the
following figure.
IND IND
ID=L1 ID=L2
L=1 uH L=1 uH
DCVS
ID=V1
V=1 V
DCVS
ID=V2
V=6 V
2 C
GBJT
ID=GP1
1 4
B S
3 E
RES
ID=R1
R=0.5 Ohm
1. Right-click the "DC Bias" schematic in the Project Browser and choose Add Annotation. The Add Schematic Annotation
dialog box displays.
2. Specify a voltage measurement using the settings in the following figure, then click Apply.
3. Specify a current measurement using the settings in the following figure, then click OK.
4. Choose Simulate > Analyze. The voltage displays at all nodes and the current displays at each element as shown in the
following figure.
IND IND
DCVS ID=L1 ID=L2
ID=V1 L=1 uH L=1 uH
V=1 V
295 mA
2 C6 V
0V
1 4 GBJT
B3.74 mA S ID=GP1
1V
3 E
299 mA
0.149 V
RES
ID=R1
R=0.5 Ohm
Before adding a harmonic balance port, you must add DC blocking capacitors to the transistor input and output.
1. Click the "DC Bias" schematic window in the workspace to make it active.
2. In the Elements Browser, expand the Lumped Element category, then click the Capacitor group. Select the CAP model
and connect it to node 1 of the GBJT transistor as shown in the following figure.
3. Double-click the CAP model and set the C parameter to "100", then click OK.
4. Copy the CAP model (hereinafter referred to as CAP C1) and connect the copy (CAP C2) to node 2 of the GBJT
transistor as shown in the following figure.
You must also add an RF bypass capacitor across the emitter resistor.
1. Copy the CAP C1 model and place the copy (CAP C3) to the left of RES R1 after right-clicking once to rotate the
model, as shown in the following figure.
2. Connect the top node of CAP C3 to node 3 of the GBJT transistor.
3. Connect a wire between the bottom node of CAP C3 and ground.
IND IND
ID=L1 ID=L2
L=1 uH L=1 uH
DCVS
ID=V1
V=1 V DCVS
ID=V2
V=6 V
CAP
ID=C2
C=100 pF
CAP 2 C
ID=C1
C=100 pF
GBJT
1 4 ID=GP1
B S
3 E
CAP RES
ID=C3 ID=R1
C=100 pF R=0.5 Ohm
1. In the Elements Browser, expand the Ports category, then click the Harmonic Balance group. Select the PORT1 model
and connect it to CAP C1 as shown in the following figure.
2. Double-click PORT1 and set the Pwr parameter to "23", then click OK.
3. Choose Draw > Add Port, or click the Port button on the toolbar and add a port to the open node of CAP C2 (output
blocking) after right-clicking twice to rotate the port. This port is considered a termination port.
IND IND
ID=L1 ID=L2
L=1 uH L=1 uH
DCVS
ID=V1
V=1 V DCVS
ID=V2
V=6 V
CAP
ID=C2
C=100 pF
PORT1
P=1 CAP 2 C
Z=50 Ohm ID=C1 PORT
Pwr=23 dBm C=100 pF P=2
GBJT Z=50 Ohm
1 4 ID=GP1
B S
3 E
CAP RES
ID=C3 ID=R1
C=100 pF R=0.5 Ohm
• By defining a global sweep in the project options (choose Options > Project Options then click the Frequencies tab)
• By defining a document sweep, (right-click the schematic node in the Project Browser and choose Options, then click
the Frequencies tab)
• By placing a SWPFRQ component on the schematic (located under Circuit Elements in the Simulation Control category).
You select the frequency sweep used by the simulator in the Add/Modify Measurement dialog box, as shown in “Adding
a Large Signal Reflection Coefficient Measurement”. The following steps define the frequency sweep using a document
sweep, which is the simplest means.
1. In the Project Browser under Circuit Schematics, right-click "DC Bias" and choose Options. The Options dialog box
displays.
2. Click the Frequencies tab.
3. Clear the Use project defaults check box, select GHz as the Data Entry Units, select Replace, specify the Start, Stop and
Step values shown in the following figure, click Apply to display the values in Current Range, and then click OK.
Microwave Office software makes it easy to compute large-signal network parameters. The following exercise demonstrates
how to compute the large signal reflection coefficient and display it on a Smith Chart.
1. In the Project Browser, right-click Graphs and choose New Graph. The New Graph dialog box displays.
2. Type "Input Reflection" as the graph name, select Smith Chart as the graph type, and click Create.
1. Right-click "Input Reflection" under Graphs and choose Add Measurement. The Add Measurement dialog box displays.
2. Select Nonlinear > Parameter as the Meas. Type and Gcomp as the Measurement and set the parameters as shown in the
following figure, then click Apply and OK.
Note the frequency sweep control that simplifies control of the simulation frequencies and allows you to select among
the available frequency sweeps. The default setting is the document sweep discussed in “Specifying Nonlinear
Simulation Frequencies”.
3. Choose Simulate > Analyze. The following simulation response displays on the Smith Chart.
Input Reflection
1.0
Swp Max
0.8
2.5GHz
6
0.
0
2.
4
Gcomp(PORT_1,1)
0.
DC Bias.AP_HB 3.
0
0
4.
5.0
0.2
10.0
10.0
0.2
0.4
0.6
0.8
1.0
2.0
3.0
4.0
5.0
0
-10.0
2
-0. 0
-5.
0 .
-4
.0
-3
.4
-0
.0
-2
6.
-0
-0.8
Swp Min
-1.0
1.5GHz
1. In the Project Browser, right-click Circuit Schematics and choose Import Schematic. The Browse For File dialog box
displays.
TLIN
ID=TL1
PORT
Z0=10 Ohm
P=1
EL=83 Deg
Z=50 Ohm
F0=1.9 GHz
PORT
TLIN P=2
ID=ind1 TLOC
ID=TL2 Z=50 Ohm
Z0=78 Ohm
EL=25 Deg Z0=21 Ohm
F0=1.9 GHz EL=90 Deg
F0=1.9 GHz
TLIN
ID=quar
PORT Z0=30 Ohm
P=2 EL=88 Deg
Z=50 Ohm F0=1.9 GHz
PORT
P=1
TLIN Z=50 Ohm
ID=ind
Z0=80 Ohm
EL=22 Deg
F0=1.9 GHz
CAP
ID=C1
C=100 pF
1. In the Project Browser under Circuit Schematics, double-click "DC Bias" to display the DC Bias schematic.
2. Click PORT1 in the schematic window, then press and hold the Shift key while clicking on CAP C1. Both PORT1
and CAP C1 should be selected (and are now considered one unit).
3. Ctrl-click
on the selected elements, then drag them to the left of the circuit to break their connection with the circuit,
as shown in the following figure.
IND IND
ID=L1 ID=L2
L=1 uH L=1 uH
DCVS
ID=V1
V=1 V DCVS
ID=V2
V=6 V
CAP
ID=C2
C=100 pF
PORT1
P=1 CAP 2 C
Z=50 Ohm ID=C1 PORT
Pwr=23 dBm C=100 pF P=2
GBJT Z=50 Ohm
1 4 ID=GP1
B S
3 E
CAP RES
ID=C3 ID=R1
C=100 pF R=0.5 Ohm
4. In the Elements Browser, click the Subcircuits category, then select the "input match" subcircuit and place it on the
schematic between CAP C1 and node 1 of the GBJT transistor as shown in the following figure.
IND
ID=L2 DCVS
L=1 uH ID=V2
IND V=6 V
DCVS ID=L1
ID=V1 L=1 uH 295mA 6V
V=1 V 295mA
1 V3.75 mA
3.75 mA
CAP
ID=C2
C=100pF
PORT1 SUBCKT
P=1 CAP ID=S1 6 V295mA 0 mA
V
ID=C1 2 C
Z=50Ohm NET="input_
match" 0 mA PORT
Pwr=18dBm C=100pF P=2
GBJT Z=50Ohm
1 2 1 4 ID=GP1
0 mA
V 1 mA
0 V 1B
V S 0 mA
0 mA 3.74 mA
3 E
0.149V 299mA
CAP
ID=C3 RES
C=100pF ID=R1
R=0.5Ohm
0V 299mA
0 mA
5. If the subcircuit nodes do not properly connect with the capacitor and transistor you may need to slightly move the
elements until the proper connections are made.
6. Repeat steps 2 and 3 with PORT2 and CAP C2 as shown in the following figure.
IND
ID=L2 DCVS
L=1 uH ID=V2
IND V=6 V
DCVS ID=L1
ID=V1 L=1 uH 295mA 6V
V=1 V 295mA
1 V3.75 mA
3.75 mA
CAP
ID=C2
C=100pF
PORT1 SUBCKT
P=1 CAP ID=S1
ID=C1 2 C 295mA 6V 0 mA
V
Z=50Ohm NET="input_
match" 0 mA PORT
Pwr=18dBm C=100pF P=2
GBJT Z=50Ohm
1 2 1 4 ID=GP1
0 mA
V 1 mA
0 V 1B
V S 0 mA
0 mA 3.74 mA
3 E
0.149V 299mA
CAP
ID=C3 RES
C=100pF ID=R1
R=0.5Ohm
0V 299mA
0 mA
7. In the Subcircuits category, select the "output match" subcircuit and connect it to the open node of CAP C2 after
right-clicking twice to invert it, as shown in the following figure.
8. Connect node 2 of the output match subcircuit to node 2 of the GBJT transistor.
9. Double-click the Pwr parameter value of the PORT1 element. An edit box displays over the value. Type "18" to
change the value from 23 to 18 dBm, then click outside the edit box to save the change.
IND
ID=L2 DCVS
L=1 uH ID=V2
IND V=6 V
DCVS ID=L1
ID=V1 L=1 uH 295mA 6V
V=1 V 295mA
1 V3.75 mA
3.75 mA
SUBCKT CAP
ID=S2 ID=C2
NET="output_
match" C=100pF
PORT1 2 1
SUBCKT
P=1 CAP ID=S1 6V 0 mA
6 V 0 mA
V
ID=C1 2 C
Z=50Ohm NET="input_
match" 295mA 0 mA PORT
Pwr=18dBm C=100pF P=2
GBJT Z=50Ohm
1 2 1 4 ID=GP1
0 mA
V 1 mA
0 V 1B
V S 0 mA
0 mA 3.74 mA
3 E
0.149V 299mA
CAP
ID=C3 RES
C=100pF ID=R1
R=0.5Ohm
0V 299mA
0 mA
10. Choose Simulate > Analyze. The simulation response in the following Smith Chart displays with the circuit matched.
Input Reflection
1.0
Swp Max
0.8
2.5GHz
6
0.
0
2.
4
Gcomp(PORT_1,1)
0.
DC Bias.AP_HB 3.
0
0
4.
5.0
0.2
10.0
10.0
0.2
0.4
0.6
0.8
1.0
2.0
3.0
4.0
5.0
0
-10.0
2
-0. 0
-5.
0 .
-4
.0
-3
.4
-0
.0
-2
6.
-0
-0.8
Swp Min
-1.0
1.5GHz
1. In the Project Browser, right-click Graphs and choose New Graph. The New Graph dialog box displays.
2. Type "Pout" as the graph name, select Rectangular as the graph type, and click Create.
3. In the Project Browser, right-click "Pout" and choose Add Measurement. The Add Measurement dialog box displays.
4. Create a measurement using the settings in the following figure, then click OK.
5. Choose Simulate > Analyze. The simulation response in the following graph displays.
Pout
29
28
27
DB(|Pcomp(PORT_2,1)|) (dBm)
DC Bias.AP_HB
26
25
1.5 2 2.5
Frequency (GHz)
1. In the Project Browser, right-click "IV BJT" under Graphs and choose Add Measurement. The Add Measurement
dialog box displays.
2. Create a measurement using the settings in the following figure, then click OK.
To select the Voltage Measure Component and Current Measure Component, click the "..." button to the right of these
options. The Component Browser shown in the following figure displays to allow you to select the desired components.
3. Choose Simulate > Analyze. The simulation response in the following graph displays.
IV BJT
1500
1000
500
0
IVCurve() (mA)
IV Curve.AP_DC
IVDLL(GBJT.GP1@2,GBJT.GP1@2)[1] (mA)
DC Bias.AP_HB
-500
0 5 10 15
Voltage (V)
1. Click "DC Bias" under Circuit Schematics in the Project Browser, drag it up to the Circuit Schematics node and release
the mouse button. A duplicate schematic named "DC Bias_1" is created.
2. Right-click the "DC Bias_1" schematic and choose Rename. Rename the schematic to "Two Tone Amp" in the
Rename Schematic dialog box, and then click Rename.
A common measurement used to characterize power amplifiers is a third-order intermodulation product versus swept
power. To make this measurement, two closely-spaced tones must be injected into the input port.
1. Click the "Two Tone Amp" schematic window in the workspace to make it active. You can press the Home key to
view the entire schematic.
2. Double-click PORT1 in the schematic window. The Element Options dialog box displays.
3. Click the Port tab.
4. Specify the port settings shown in the following figure.
5. Click the Parameters tab and edit the parameters to the values shown in the following figure, then click OK.
3. Repeat step 2 to plot a fundamental component output power, this time selecting "0" and "1" under Harmonic Index.
4. Choose Simulate > Analyze. The simulation response in the following graph should display.
IM3
40
20
-20
The output-referred IP3 measurement extrapolates the low-power results, so in this exercise you create another schematic
to avoid multi-dimensional (voltage and power) sweeps.
1. In the "IP3" schematic, double-click PORT_PS2. In the Element Options dialog box, click the Port tab and clear the
Swept power check box, then click OK. The port name changes to PORT2 P=1.
2. Double-click the Pwr1 and Pwr2 parameters of this port (PORT2 P=1) and change both to "-10".
1. Choose Draw > Add Equation or click the Equation button on the toolbar.
2. Move the cursor into the schematic to display an edit box. Position the box near the top of the schematic window and
click to place it.
3. Type "Vcc=1" in the edit box, and then click outside of the box. A variable named "Vcc" is created.
4. Right-click the "Vcc" variable and choose Setup Sweep.
5. In the Sweep Setup dialog box, type "4", "8", and "0.5" for the Start, Stop, and Step values respectively, as shown in
the following figure.
6. Click OK and place the SWPVAR block as shown in the following figure.
Vcc=1 IND
ID=L2
L=1 uH
IND
ID=L1
L=1 uH
DCVS
ID=V2
V=Vcc V
DCVS
ID=V1
V=1 V
SUBCKT
ID=S2 CAP
NET="output_
match" ID=C2
PORT2 C=100pF
P=1
Z=50Ohm 2 1
SUBCKT
Fdelt=0.2GHz CAP ID=S1
ID=C1 2 C
Pwr1=-10 dBm NET="input_
match" PORT
Pwr2=-10 dBm C=100pF P=2
GBJT Z=50Ohm
1 2 1 4 ID=GP1
B S
SWPVAR
ID=SWP1 3 E
VarName="Vcc"
Values=swpstp(4,8,0.5)
UnitType=None
CAP
Xo . . . Xn ID=C3 RES
C=100pF ID=R1
R=0.5Ohm
3. Choose Simulate > Analyze to obtain the output-referred IP3 intercept, swept over the bias voltage, as shown in the
following graph.
IP3
40
OIPN(PORT_2,0_1,-1_2,3)[*,X] (dBm)
38
IP3.AP_HB
36
34
32
30
28
4 5 6 7 8
X_SWP
ID=X1
MeasType=Power IND IND
HarmType=Fundamental (Tone 2) ID=L1 ID=L2
Modifier=DBReal L=1 uH L=1 uH
Component="PORT_2"
Xo . . . Xn
DCVS
ID=V1
V=1 V DCVS
ID=V2
V=6 V
SUBCKT
ID=S2
NET="output_match"
PORT_PS2
P=1
Z=50 Ohm SUBCKT
Fdelt=0.2 GHz 2 1
ID=S1
PStart=-10 dBm CAP NET="input_match" 2 C
PStop=25 dBm ID=C1 PORT
PStep=5 dB C=100 pF GBJT P=2
ID=GP1 CAP
4 Z=50 Ohm
1 2 1 ID=C2
S C=100 pF
B
3 E
CAP RES
ID=C3 ID=R1
C=100 pF R=0.5 Ohm
4. In the Project Browser under the Graphs node, right-click "IM3" and choose Duplicate As > Rectangular. A duplicate
graph named "IM3_1" is created.
5. In the Project Browser under the Graphs node, right-click "IM3_1" and choose Rename. In the Rename Graph dialog
box, rename the graph to "IM3 vs Output Power" , and then click the Rename button.
6. On the "IM3 vs Output Power" graph, right-click and choose Modify Measurement and the first measurement in the
list.
7. Modify the measurement as shown in the following figure, setting PORT_1 to Use X1 for x-axis.
8. Repeat step 7 for the other measurement in the "IM3 vs Output Power" graph, setting PORT_1 to Use X1 for x-axis.
9. Choose Simulate > Analyze. The "IM3 vs Output Power" graph displays similar to the following figure. Compare the
x-axis values against the y-axis values in the "IM3" graph.
10
-20
AXIEM is a Method of Moments solver that solves for the currents on conductors that can be embedded in a stackup of
planar dielectric layers. The dielectric layers are of infinite extent in the x-y plane as shown in the following figure. The
dielectric layers are sandwiched between an infinite half-space above and infinite half-space below. The half-space below
the dielectric is typically a conductor or perfect electric conductor (PEC), but it can also be an infinite open boundary if
needed. The half space above the dielectric layers is typically an infinite open boundary which correctly models free-space
radiation, but it can also be a conducting plane.
All conductor shapes in AXIEM simulation must be flat shapes drawn in the x-y plane. Each shape can be extruded
orthogonally in the z direction to give it a finite thickness. There are no restrictions on the thickness of the conductors;
they can be infinitely thin or can have finite thickness. The thickness is allowed to protrude into one or more dielectric
layers as well. There are also no restrictions on the shapes relative to the grid. A typical model built in AXIEM software
contains conductors and vias. Conductors can be of any thickness, and their bottom surface must rest on the top surface
of a dielectric layer and can extend upward (in the positive z-direction) or downward (in the negative z-direction). Vias
however, always protrude downward from the layer on which they are drawn, and they always extend through to the
bottom surface of one or more complete dielectric layers. Since there are no restrictions on the height of conductors, you
can draw vias using thick conductors. You should use actual vias when possible, however, because there are some options
in the mesher that treat a via differently from a thick conductor that spans the same z extent.
AXIEM software uses a mesh defined on the surface of the conductors as the basis for the solution. The effects of the
dielectric layers are modeled using Green's functions, which provides a solution from a much smaller set of unknowns.
The surface currents modeled by AXIEM software include all x, y and z components. There are no restrictions on how
current flows on the surfaces of conductors created in AXIEM software. The ability to model all surface currents accurately
allows accurate analysis of conductor traces of any thickness (even lines with greater thickness than width).
• Creating an EM structure
• Setting up an enclosure
• Creating a layout
• Modeling via holes
• Viewing a structure in 3D
• Defining ports and de-embedding lines
• Configuring structure mesh
• Viewing current density
• Performing Advanced Frequency Sweep (AFS)
• Adding an EM structure into a schematic and simulating
NOTE: The Quick Reference document lists keyboard shortcuts, mouse operations, and tips and tricks to optimize your
use of the AWR Design Environment platform. Choose Help > Quick Reference to access this document.
To create a project:
1. Choose Project > Process Library > Import LPF. The Import Process Definition dialog box displays.
2. Navigate to the program directory (C:\Program Files\AWR\AWRDE\16 or C:\Program Files (x86)\AWR\AWRDE\16
is the default installation directory). If you changed the default installation, then browse to that directory instead.
3. Choose the Blank.lpf file and click Open, then click Replace when prompted to replace the existing LPF.
This step is not required for EM simulation, but ensures that your project is set up with the same project units, grid
spacing, database resolution, and drawing layers as this example. These settings should be set appropriately whenever
you start a new design. Changing the settings after starting the design may affect the design.
1. Choose Options > Drawing Layers. The LPF Options dialog box displays.
2. Under the General folder in the left pane, click Units.
3. In the right pane click on the Multiplier column for Length and choose mm from the drop-down list.
Creating an EM Structure
To create an EM structure:
1. Choose Project > Add EM Structure > New EM Structure. The New EM Structure dialog box displays.
2. Type "Interdigital Filter" and select AWR AXIEM - Async from the list of EM simulators available on your computer,
then click Create.
The enclosure defines the material types, the dielectric materials for each of the layers in an EM structure, the minimum
grid units used to specify conductor materials in the structure, and sets the boundary conditions.
1. In the Project Browser, under EM Structures and "Interdigital Filter", double-click Enclosure. The Element Options -
ENCLOSURE Properties dialog box displays.
2. Click the Enclosure tab and type "0.2" as the Grid_X value and "0.2" as the Grid_Y value.
3. Click the Add button for Conductor Definitions to display the Add Conductor dialog box. In Presets, choose Gold from
the drop-down list to set the parameters as shown in the following figure, then click OK.
4. Set the Color in the top two sections as shown in the following figure, or your layout colors will differ from the example
colors.
In AXIEM simulation, there are no sidewall boundary conditions. Third-party simulators may make other assumptions
for the sidewall boundary conditions. For details, see the vendor documentation for the solver used. The boundary
conditions for the Top Boundary and Bottom Boundary of the enclosure have defaults, although you can modify these.
Notice that the stackup figure in the Element Options - ENCLOSURE Properties dialog box changes when you select a
different boundary condition. You do not modify the default boundary conditions in this example.
1. Click the Materials tab in the Element Options - ENCLOSURE Properties dialog box.
2. Click the Insert button. In the Name column replace Trace1 with "Gold Line", enter "0.001" as Thickness, select Gold
in the Material Definition column for the 1um thick gold line, and then click OK.
1. Click the Layout tab to display the Layout Manager, which is comprised of expandable sections such as EM Layers
and Layout Objects. To expand or collapse a section, click the symbol on the right end of the section title bar. Expand
the EM Layers section.
2. Select 2 as the EM Layer, Gold Line as the Material, and select Conductor.
3. Click the top of the Interdigital Filter window to make it active, then choose Draw > Rectangle to add a rectangular
conductor.
4. Move the cursor into the window and press the Tab key or Space bar. The Enter Coordinates dialog box displays for
entering the coordinates at which the rectangle is placed.
5. Type "0" as the value of x and "7.8" as the value of y, and then click OK.
6. Press the Tab key again to display the Enter Coordinates dialog box. Ensure that the Rel (relative) check box is selected,
type "0.6" as the value of dx, and "0.6" as the value of dy, and then click OK. A rectangular conductor displays in the
EM structure window.
7. Click the View All button on the toolbar (or choose View > View All).
4. Drag the cursor until the dx, dy readout displays dx: -3.4 and dy: 1, then release the button to place the rectangle.
NOTE: You can click the Measure button on the toolbar to measure the dimension of conductors, offsets, or spaces
in an EM structure layout.
Adding Vias
Vias are interconnects between substrate layers. You must add a via to ground from one side of the larger conductor to
the bottom of the enclosure.
To add a via:
To create a 3D view:
1. Choose View > View 3D EM Layout. A window containing the 3D view displays in the workspace.
2. Choose Window > Tile Vertical. The views display side-by-side.
NOTE: To change the view of a 3D structure, right-click in the 3D window and choose Zoom Out, View Area, or View
All.
3. To rotate a 3D structure, click anywhere in the 3D window and hold down the mouse button while you move the
mouse.
Adding Ports
AXIEM structures can have electrical ports defined at the edge of drawn shapes.
The "A" next to the port number indicates that the port is an auto port. Auto ports automatically set the ground reference
and reference plane distance for the port.
4. Click the View All button on the toolbar (or choose View > View All). Depending on your zoom level, your port may
display differently than pictured.
1. In the Project Browser, right-click "Interdigital Filter" under EM Structures and choose Options. The Options dialog
box displays.
2. Click the Frequencies tab.
3. Clear the Use project defaults check box to give local frequency settings precedence over global project frequency
settings.
4. Ensure that GHz displays in Data Entry Units.
NOTE: You can define the simulation frequency globally (by choosing Options > Project Options and clicking the
Frequencies tab), or locally using these steps. It is best to use the local frequency settings for EM structures, as you
typically want to sweep EM structures with fewer frequency points than with linear circuits. Data are obtained at the
project frequencies using interpolation and/or extrapolation.
5. Specify the Start, Stop and Step values as shown in the following figure, then click Apply to display the values in
Current Range.
NOTE: You should include 0 Hz and harmonic frequencies in the frequency list if using the EM structure simulation
results in a nonlinear simulation. Otherwise, simulation results are extrapolated down to DC, and up to the harmonic
frequencies. At 0 Hz, AXIEM simulation utilizes a true DC solver for a robust solution.
6. Click the AXIEM tab and clear the Enable AFS check box under Advanced Frequency Sweep (AFS) as shown in the
following figure, and then click OK.
1. In the Project Browser, under the EM Structures node, right-click "Interdigital Filter" and choose Preview Geometry.
The 2D layout view of the structure preview displays.
2. Double-click the port to display the Properties dialog box. The Type is set to Connect to lower, and the Ref. Plane
Distance is set to "1.27" mm.
3. Choose View > View 3D EM Layout. A 3D view window displays in the workplace.
4. The reference plane extension and explicit grounding strap are visible.
5. Close the geometry preview by clicking the Close button on the Preview Geometry dialog box.
To view mesh:
1. In the Project Browser, right-click "Interdigital Filter" under EM Structures and choose Add Annotation. The Add
Annotation dialog box displays.
2. Select EM_MESH from the Measurement list and set the parameters as shown in the following figure, then click OK.
5. You can also see the reference plane extension and grounding strap in the meshed structure.
1. In the Project Browser, under the EM Structures node, under "Interdigital Filter", double-click Information. A Data Set
Properties dialog box displays similar to the following. The maximum number of unknowns for the EM structure and
other information displays, depending on the selected solver. For more information about the data displayed for
third-party simulators, see the associated vendor documentation.
1. In the Project Browser, right-click Graphs and choose New Graph. The New Graph dialog box displays.
2. Type "Filter Response" as the graph name and select Rectangular as the graph type, then click Create. The graph
displays in the workspace.
3. Right-click the "Filter Response" graph in the Project Browser, and choose Add Measurement. The Add Measurement
dialog box displays.
4. Create a measurement using the settings in the following figure, then click OK.
5. Choose Simulate > Analyze. The simulation response in the following graph displays. The measurement indicates that
the resonant frequency is at 4 GHz.
Filter Response
0
-0.1
-0.2
DB(|S(1,1)|)
Interdigital Filter
-0.3
-0.4
-0.5
1 2 3 4 5
Frequency (GHz)
To determine a more precise measurement of the resonant frequency, you must change the frequency range and step size
of the simulation.
1. In the Project Browser, right-click "Interdigital Filter" under EM Structures and choose Options. The Options dialog
box displays.
2. Click the Frequencies tab.
3. Type "3" in Start, type "5" in Stop, and type "0.1" in Step. Select Replace and click the Apply button, then click OK.
4. Choose Simulate > Analyze to re-analyze the circuit. The simulation response in the following graph displays.
Filter Response
0
-0.5
DB(|S(1,1)|)
-1
Interdigital Filter
-1.5
-2
3 3.5 4 4.5 5
Frequency (GHz)
Animating Currents
Viewing the currents of an EM structure can be useful when studying its physical characteristics. Currents are added as
annotations to the EM structure and are displayed in a 3D view. For details on imaging when using an alternate simulator,
see the associated vendor documentation.
To enable current display, right-click "Interdigital Filter" and choose Options to display the Options dialog box. Click
the General tab and select the Currents check box under Save Results in Document, then click OK.
Because you did not request currents in the previous simulation, you cannot plot EM currents from the previously
simulated data set. A new simulation is required to calculate the currents. To resimulate, right-click "Interdigital Filter"
and choose Force Re-simulation, then choose Simulate > Analyze to resimulate.
1. In the Project Browser, right-click "Interdigital Filter" under EM Structures and choose Add Annotation. The Add EM
Structure Annotation dialog box displays.
2. Select EM_CURRENT from the Measurement list and set the parameters as shown in the following figure, then click
OK.
3. Move the cursor to the right. Ctrl-right-click once to flip the selected instance.
4. Click the View All button on the toolbar (or choose View > View All).
1. While still selected, drag the instance until the distance between the two instances equals 5.2 mm.
NOTE: To change the view, right-click and choose Zoom Out, View Area, or View All.
2. To measure the distance between two points, choose Draw > Measure or click the Meas Tool button on the toolbar, then
click on the first node and slide the cursor to the second point.
1. Click near the top left corner of the left-most resonator, hold down the mouse button, and drag the cursor down and
to the right so the dashed box encompasses the resonator, then release the mouse button. The large conductor and the
via are selected.
2. Choose Edit > Copy and then Edit > Paste. An outline of the copied instance displays.
3. Move the cursor to the middle of the EM structure window to move the copied instance, then right-click twice to
rotate the instance 180-degrees.
4. With the copied instance still highlighted, move the cursor to place it directly on top of the original input resonator,
then press the Tab key.
5. Clear Rel in the Enter Coordinates dialog box and type "4.4" as the x value and "5" as the y value, then click OK. The
EM Structure displays as follows.
1. In the Project Browser, right-click "Interdigital Filter" under EM Structures and choose Options.
2. Click the Frequencies tab and specify the Start, Stop, and Step values as "3", "5", and "0.01" respectively. Select
Replace and click the Apply button to display the values in Current Range.
3. Click the AXIEM tab and select the Enable AFS check box under Advanced Frequency Sweep (AFS) as shown in the
following figure, then click OK.
4. Right-click the "Filter Response" graph in the Project Browser and choose Add Measurement. The Add Measurement
dialog box displays.
5. Create a measurement using the settings in the following figure, then click OK.
6. Choose Simulate > Analyze. The final simulation response on the following graph displays.
Filter Response
0
-20
-40
DB(|S(1,1)|)
Interdigital Filter
-60
DB(|S(2,1)|)
Interdigital Filter
-80
3 3.5 4 4.5 5
Frequency (GHz)
If the EM structure 3D window is open, an error displays relating to using AFS and the current annotation. In the Status
Window, click the Warnings button to view a warning with a link you can click for help, then close this window.
1. Create a new schematic named "Schematic using EM" (choose Project > Add Schematic > New Schematic or click the
Add New Schematic button on the toolbar).
2. Click the SUB button on the toolbar or choose Draw > Add Subcircuit to add a subcircuit. A window displays with the
EM structure name highlighted.
3. Click OK. Drag the subcircuit onto the schematic and click to place it.
4. Click the Port button on the toolbar to add two ports to the subcircuit as shown in the following figure.
SUBCKT
ID=S1
NET="Interdigital Filter"
PORT PORT
P=1 1 2
P=2
Z=50 Ohm Z=50 Ohm
5. Right-click "Schematic using EM" under Circuit Schematics in the Project Browser and choose Options to display the
Options dialog box.
6. Click the Frequencies tab and clear the Use project defaults check box.
7. Type "3" in Start, type "5" in Stop, and type "0.01" in Step. Click the Apply button, and then click OK.
8. Add a rectangular graph named "Filter Schematic".
9. With the "Filter Schematic" graph window active, click the Add New Measurement button on the toolbar and create a
measurement using the settings in the following figure, then click the Apply button.
10. In the Add Measurement dialog box, change To Port Index to 2 and click OK.
11. Click the Analyze button on the toolbar to simulate the schematic and compare the two graphs. The results should
match.
12. Save and close the project.
G M
GDSII Measurements
cell library, 5–4 adding, 2–18, 4–9
Geometry Dynamic load line, 6–22
preview, 7–20 IP3 vs voltage, 6–26
Graph Large signal reflection coefficient, 6–14
adding measurements, 2–17 nonlinear, 6–1
creating, 2–17 Pout vs. frequency, 6–20
displaying results on, 7–25 Third-order intermodulation, 6–25
types, 2–17 Mesh, 7–22
Ground node; adding, 4–6, 5–5 Microstrip elements; placing, 5–6
MTRACE2
H routing, 5–21
Harmonic balance, 6–1 Multi-tone analysis, 6–1
port, 6–11, 6–12
single-tone analysis, 6–1 N
Help Netlists
online, 1–4, 2–20 creating, 2–4, 2–8
Hotkeys, 2–19 Nodes
connecting, 2–9
I Nonlinear
Importing measurements, 6–1
data files, 3–1, 5–5 model, 6–4
GDSII cell library, 5–4 simulation frequencies, 6–13
layer process file (LPF), 5–2 simulator, 6–1
S-parameter files, 3–1
O
K Online Help, 1–4, 2–20
Keyboard shortcuts, 2–19 Online support, 1–4
Knowledge Base; AWR, 1–3 Optimization
goals; adding, 4–16
L Optimizing
circuits, 4–16
Large signal reflection coefficient, 6–14
simulations, 2–19
Layer process file (LPF); importing, 2–16
Layout
adding conductors, 7–9 P
creating, 2–14 Parameter
creating from schematic, 5–1 editing, 4–7
exporting, 5–27 Plotting
tips and tricks, 5–1 data files, 3–2
viewing, 5–10 S-parameter files, 3–2
Layout cell Ports
anchoring, 5–13 adding, 2–12, 4–6, 7–17
snapping, 5–23 adding to artwork cell, 5–17
Layout Manager, 2–4, 2–16 editing, 2–12
Linear simulators, 4–1 Two-tone harmonic balance, 6–24
Load line measurement, 6–22 Pout vs. frequency measurement, 6–20
LPF; importing, 2–16 Power amplifier circuit, 6–1
Lumped element filter; creating, 4–1 Preview geometry, 7–20
Project
Q V
Quick Reference document, 2–2
Variables
creating, 4–14
R sweeping, 6–26
Renormalize Vias
Smithchart, 3–9 adding, 7–15
Resources; AWR, 1–3 Viewing
Routing microstrip line, 5–21 layouts, 5–10
structures in 3D, 7–16
S
Schematics W
adding a chip cap cell, 5–19 Wires
adding elements, 4–3 adding, 4–5
copying, 6–24 Wizard, 2–20
creating, 3–4, 4–3
importing, 6–15
placing data files, 3–4
simulation, 3–7
Scripts, 2–20
Simulation
data file directly, 3–2
EM, 7–1
frequency, 2–18, 3–6, 4–7, 6–13, 7–18
nonlinear, 6–1
optimizing, 2–19
running, 2–18
schematic with data file, 3–7
tuning, 2–19
Single-tone analysis, 6–1
Snapping layout cells, 5–23
Starting the AWR Design Environment, 2–2
Status Window, 2–4
Subcircuits
adding to diagram, 2–12
adding to schematic, 2–4, 2–11, 6–17
importing, 2–11
Support
online, 1–4
Swept variables, 6–26
System diagram
creating, 2–8