Scribd
Upload
445 views2 pages

Digital Logic and Computer Design 2023

This document is an exam paper for the subject Digital Logic and Computer Design. It contains 9 questions divided into 4 units. The questions test various concepts related to digital logic, computer organization and architecture. Some of the topics covered include De Morgan's theorems, multiplexers, flip-flops, shift registers, programmable logic arrays, computer instruction cycles, I/O processors, microprogramming, direct memory access controllers, interrupts, memory management and cache organization. The exam is worth a total of 75 marks and students are required to attempt 5 questions by selecting 1 question from each unit.

Uploaded by

lakshay0012345
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
445 views2 pages

Digital Logic and Computer Design 2023

This document is an exam paper for the subject Digital Logic and Computer Design. It contains 9 questions divided into 4 units. The questions test various concepts related to digital logic, computer organization and architecture. Some of the topics covered include De Morgan's theorems, multiplexers, flip-flops, shift registers, programmable logic arrays, computer instruction cycles, I/O processors, microprogramming, direct memory access controllers, interrupts, memory management and cache organization. The exam is worth a total of 75 marks and students are required to attempt 5 questions by selecting 1 question from each unit.

Uploaded by

lakshay0012345
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

(Please wrtte your Exam Roll No.) Exam Roll No.

SS02M
END TERM ExAMINATION
THIRD SEMESTER B.TECH)] FEBRUARY 2023
Paper Code: ECC-207 Subject: Digital Logic And Computer Design
Time: 3 Hours Maximum Marks: 75
Note: Attempt ftve questions Q.No. 1 which is compulsory.
Select one question from each Unit. Internal choice is indicated.
Assume missing ata, if any.
Ql. Attempt all questions: (3x5=15)
(a) Write the base of the following number systems: Decimal, Binary,
Octal, and Hexadecimal.
b) Draw symbol and write the truth table of JK flip flop.
Ac) State the necessity of multiplexer.
Write about parallel priority interrupts.
List out the typical characteristic of multiprocessors.
UNIT-I
4 Q2. (a) State and prove De Morgan's Theorems. (5)
b) Design 1: 16 demultiplexer using 1: 4 demultiplexers. (10)
Q3. (a) Draw the circuit diagram of BCD to 7 segment decoder and write
its truth table. (7)
(b) Simplify the following Boolean function,
f(W,x,Y,Z)-Sm(2,6,8,9,10,11,14,15)
UsingQuine-McClukey tabular method. (8)
UNIT-II

Q4. (a) Describe the working of Master-Slave JK Flip-Flop with Truth


Table and Logic diagram. (7)
(b) Describe the operation of 4 bit SISO shift register with the help of
block diagram, truth table and timing diagram. (8)

Q5. (a) Draw the block diagram of Programmable Logic Array. (7)
Define modulus of a counter? Write down the number of flip flops
required for mod-5 counter? (8)
UNIT-III

Q6. (a) Explain the organizations of micro programmed control unit with
neat sketch. (8
(b) What are the different phases of a basic computer instruction
cycle? Explain instruction cycle with flowchart. (7)
. (a) Explain with a neat diagram, system configuration incorporating
an I/O processor. (8)
Discuss the following: Computer configuration for micro program,
Symbolic micro program and binary micro program. (7)
P.T.0.
|-2-]
UNIT-IV
diagrammatically
Q8. a) Show internal configuration of a DMA controller (8)
and explain how it's working.
b) Explain Types of Interrupts with an example for each. (7)

Explain how memory management unit provides memory


Q9. (a) (7
protection.
(b Explain Cache with Set-Associative and direct mapping. Assume
your own example address and explain. (8)

You might also like