Journal of Electrical Engineering, Vol. 75, No. 1, 2024, pp.

56-62

sciendo
PAPERS______________________________________________________________________________________________________________________

Experimental test performance for a comparative evaluation

of a voltage source inverter: Dual voltage source inverter

Mrutyunjaya Mangaraj1, Jogeswara Sabat2, Ajit Kumar Barisal2

This article proposes an adaptive Kernel-Hebbian least mean square (KHLMS) controller for a dual voltage source inverter
(VSI). The recommended topology consists of a distributed energy resource (DER) supported VSI called main VSI (MVSI)
and split capacitor supported VSI termed as auxiliary VSI (AVSI). Both the MVSI and AVSI are used to serve the shunt
compensation when DER is not integrated with MVSI. The DER scenario is considered to suppress the active power flow
shortage in the utility grid. Here, optimal active power flow control (OAPFC) is managed by MVSI and shunt compensation is
achieved by AVSI during DER operated mode. Hence, a dual VSI based distribution static compensator (DSTATCOM)
facilitates the configuration merits such as reduction in system downtime cost, filter rating switching stress etc. Supremacy of
both the neural network (NN) based controller and topology is presented by comparing VSI (called AVSI) in the context of
harmonic reduction in source side, voltage balancing, power factor (PF) enhancement, better voltage regulation and OAPFC.
The experimental results are obtained through field programmable gate array (FPGA) based hardware units which exhibit
radical improvement in the power quality (PQ) conferring as per the international standard grid code (IEEE-519-2017).
Keywords: MVSI, AVSI, KHLMS, DSTATCOM, DER and PQ

1 Introduction simple design and operation [12]. Also, it is found that

the VSI has the marginal compensation capability due to
1.1 Motivation and incitement
the single pathway power supply. Besides these demerits
Nowadays, the integration of DER with the utility some other negative aspects are also found such as buck
grid has captured more attention due to the negative converter [10, 13], high rating DC link voltage [14],
aspects of conventional resources and the traditional unable to arrest circulating current [15], more switching
operation of the utility grid [1-3]. The conventional stresses, high rating of filter inductance [16] and for
process of integrating the DER is the direct support to DER integration the rating of the inverter will increase.
the utility or supplied into the grid [4-6]. In both cases, At the beginning of the twentieth century, dual inverter
VSI along with power stage conversion is an important topology underwent a fast evolution to replace the single
requirement. Conversely, the issues of the DER VSI architecture, which includes flexibility, reduced
integration are the requirement of an extra power stage total harmonic distortion (THD), lower EMI emission,
conversion and OAPFC management. Also, the high less semiconductor device stress, high reliability, and
initial cost and seasonal power increase the cost arrest the zero-sequence current [13-16]. The superior
efficiency of the DER integration system [7-9]. It is very features offered by dual VSI topology leads to a mo-
important to deal with these challenges, to make the mentous penetration in areas like electric vehicles [17],
utility grid maximum efficient with economic benefits PV system [18], electric drives [19], active power filters
for consumers, has become necessary. To avoid the DER [14] and utility grid [10, 14, 15, 18]. Because of their
integration issues, power electronics devices that inherent merits including source current shaping, unity
interface the non-conventional sources to the utility grid PF, voltage balanced at the point of common coupling
can be intended. It also realizes multiple operations, like, (PCC) and better voltage regulation are receiving much
as reducing dependency on conventional sources, active more and wider attention. This innovation has fully
power variation suppression and reducing PQ issues fledged to enhance the overall performance by providing
[10, 11]. a double current pathway [15]. The enhancement of
source current shaping garnishes to the utility grids is
observed in the past research work when the proposed
1.2 Literature review topology i.e. dual VSI is utilized in grid operations [10,
The conventional two-level VSI is used extensively 14, 15].
among the commercially existing inverters due to its
_______________________
1Department of Electrical and Electronics Engineering, SRM University-AP, Amaravati, Andhra Pradesh, India-522240
2Department of Electrical Engineering, Odisha University of Technology and Research, Bhubaneswar, Odisha, India-751029
[email protected], [email protected] and [email protected]

https://doi.org/10.2478/jee-2024-0008, Print (till 2015) ISSN 1335-3632, On-line ISSN 1339-309X

© This is an open access article licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives License
(http://creativecommons.org/licenses/by-nc-nd/4.0/).
 Journal of Electrical Engineering, Vol. 75, No. 1, 2024 57

1.3 Contribution and paper organization 2 Brief background

To overcome the negative aspects of conventional 2.1 Circuit description and operation
VSI, this paper designs a dual VSI for better OAPFC
Figure 1 depicts a complete schematic diagram of
management with PQ improvement. The dual VSI
dual VSI topology. There are three legs with two
consists of a DER-supported VSI called MVSI and
controlled IGBTs per each leg, forming the MVSI and
a split capacitor-supported VSI termed AVSI. Both the
AVSI. It is utilized for OAPFC in the utility grid by DER
VSI can be used to serve the shunt compensation. The
supported MVSI and shunt compensation by split
DER scenario is considered to suppress the active power
capacitors supported AVSI. Two compensating
flow shortage in the utility grid. Here, OAPFC is
impedances Zc and Z’c are connected between the utility
managed by MVSI and shunt compensation is achieved
grid and the front side of the inverter to inject currents.
by AVSI during DER operated mode. Hence, it
In this configuration AVSI is an earth point clamped
facilitates the configuration merits such as reduction in
inverter, the function of AVSI is to provide shunt
system downtime cost, filter rating switching stress etc.
compensation with arrested circulating current and
Meanwhile, it suffers from some demerits, such as
unbalanced current. Two split capacitors are connected
higher costs and complex switching signal generations.
in series to form a common voltage DC link. A three-
The dual operation of the proposed single system
phase nonlinear and variable load drawing load
neglects the higher cost and for complex pulse
current, and is connected at the PCC. Different
generation a NN based control algorithm is utilized.
nonconventional sources constitute the DER such as
Some control techniques based on neural network are
photovoltaic at variable low DC voltage, wind energy at
Gradient descent back propagation [20], Quasi Newton
variable AC voltage and fuel cell etc. So, these sources
back propagation [21], Least mean fourth based NN
require power conditioning before connecting to the
[22], Naïve back propagation [23], and KHLMS [24].
utility grid through MVSI. During experiments, a ba-
However, an accurately tuned KHLMS algorithm has
lanced three phase supply was connected through an
better performance than the other algorithm [25]. This
autotransformer and isolation transformer to the
research work also like to point out the main objectives
rectifier, and the output of the rectifier was supplied to
of the paper, which are been listed below:
the MVSI. Here, a DC source is used in place of DER.
• The proposed system can be one of the upcoming The MVSI supplies the DER generated power into the
custom power devices with nonconventional energy three-phase utility grid.
integration with several benefits such as reduced dc-
link voltage, continuous input current, reduction in
filter inductance, lower source current THD, PF vt PCC
vsa Ls isa iLa
correction, lower switching stress, easy fault 3-ph R
Uncontrolled
identification and repair. vsb Ls isb i Lb bridge
rectifier with L
• All time quality power supply to the clients of the vsc Ls isc iLc R-L load
Z’
utility grid is maintained with less dependency on 3-ph distribution system Zc c

conventional sources. ica icb icc'

icc i ca' icb'
MVSI AVSI
• Both inverters have the shunt compensation S1 S3 S5 vdc1 S’1 S’
3
S’5
capability, if MVSI is shut down from the utility grid, c1
a b c DER a b c
still the shunt compensation of the grid is achieved S4 S6 S2 vdc2 S’4 S’6 S’2
using AVSI. c2

• Simple computation exhibits less error and v

dc(ref) -+
vdc
PI
upa wpa
accomplishes fast response on variable loading. iLa
a phase activ e an d
reactive weight extraction wqa
Controller

using KHLMS algorithm S S’

uqa i*sa 2 2
The structure of this research paper is organized as wpb 1/3
wcp
wsp Generation S5 S’5

of Hysterisis S S’
upb
follows. First, the principle of MVSI and AVSI with iLb
b phase active and
reactive weight extraction wqb
wp *
reference i sb current
controller
6 6
S3 S’3

using KHLMS algorithm source

theoretical capability is presented in Section 1. Section 2 uqb *
currents isc
S4 S’4
S1 S’1
wpc wq
presents the proposed system circuit configuration, upc
c phase activ e an d 1/ 3 wsq switching
wqc wcq
i Lc
principle of operation and novelties. Section 3 presents reactive weight extraction
using KHLMS algorith m MVSI & AVSI based
pulses
uqc Vt
the computation process of switching signal generation Vt (ref)
DSTATCOM Using
KHLMS Controller
+

-
using the KHLMS controller. Section 4 presents experi- PI Controller

mental results performance evaluations, and related

discussions. Eventually, the proposed work is concluded Fig. 1. Dual VSI topology with KHLMS controller
in Section 5.
58 Mrutyunjaya Mangaraj et al.: Experimental test performance for a comparative evaluation of a voltage source inverter …

2.2 Novelties of the dual VSI based DSTATCOM 3.1 Computation of load current's active component
The dual VSI topology has improved characteristics The weighting values of the active component of the
with some novelties. The performances are highlighted load current ( 𝑤𝑝𝑎 , 𝑤𝑝𝑏 , 𝑤𝑝𝑐 ) are obtained using the
below: KHLMS algorithm as follows [24]:
(i) The components' breakdown rate reduced: The
dual VSI topology provides a two-way current 𝑤𝑝𝑎 (𝑛) =
path, i.e., load current divided by both MVSI and = 𝛼𝛾{𝑓(𝑖𝑙𝑎 )𝑇 + 𝑓(𝑖𝑙𝑎 )𝑇 𝑓(𝑖𝑙𝑎 )𝑤𝑝𝑎 (𝑛 − 1)}𝑖𝑙𝑎 𝑢𝑝𝑐 (𝑛)
AVSI. If one fails then the other one can continue
+𝑤𝑝𝑎 (𝑛 − 1), (1)
the operation. These factors increase the reliability
and expiration time of components.
(ii) Filter inductor rating reduced: The rating of the 𝑤𝑝𝑏 (𝑛) =
VSI decreased which decreased the rating of the = 𝛼𝛾{𝑓(𝑖𝑙𝑏 )𝑇 + 𝑓(𝑖𝑙𝑏 )𝑇 𝑓(𝑖𝑙𝑏 )𝑤𝑝𝑏 (𝑛 − 1)}𝑖𝑙𝑏 𝑢𝑝𝑐 (𝑛)
switch. But the switches switched at the higher +𝑤𝑝𝑏 (𝑛 − 1), (2)
switching frequency and the inductance of the filter
is decreased. 𝑤𝑝𝑐 (𝑛) =
(iii) Round the clock power supply: The MVSI is = 𝛼𝛾{𝑓(𝑖𝑙𝑐 )𝑇 + 𝑓(𝑖𝑙𝑐 )𝑇 𝑓(𝑖𝑙𝑐 )𝑤𝑝𝑐 (𝑛 − 1)}𝑖𝑙𝑐 𝑢𝑝𝑐 (𝑛)
supported by DER, when the main source of the +𝑤𝑝𝑐 (𝑛 − 1), (3)
utility grid fails MVSI can inject active power. This
helps to provide continuous power supply to the
where 𝑤𝑝𝑎 (𝑛 − 1) is the vector in phase 𝑎,
end user of the utility grid.
(iv) Flexibility of the system increased: MVSI and 𝑓(𝑖𝑙𝑎 )𝑇 = (𝑖𝑙𝑎1 , 𝑖𝑙𝑎2 … … . 𝑖𝑙𝑎𝑛 )𝑇 , and 𝑖𝑙𝑎𝑛 = 𝑛𝑡ℎ is the
AVSI were supplied from separate DC sources. i.e., eigen-value of the load current ≥ 0.
MVSI and AVSI can operate separately. Hence the
system flexibility will be increased.
(v) THD reduction: It is found from the experimental 3.2 Computation of load current's reactive component
results that the dual VSI keeps its supply current
THD less than the VSI and also keeps less than the Similarly, the extraction of weighting values of the
value recommended by the IEEE grid code. reactive component of load current 𝑤𝑞𝑎 , 𝑤𝑞𝑏 , 𝑤𝑞𝑐 are
(vi) Decrease in inverter DC link voltage: The MVSI is obtained using the KHLMS algorithm as follows:
a self-capacitor supported topology and AVSI is
split capacitor supported topology. Hence MVSI 𝑤𝑞𝑎 (𝑛) =
DC-link voltage is reduced to 38% over AVSI = 𝛼𝛾{𝑓(𝑖𝑙𝑎 )𝑇 𝑓(𝑖𝑙𝑎 )𝑇 𝑓(𝑖𝑙𝑎 )𝑤𝑞𝑎 (𝑛 − 1)}𝑖𝑙𝑎 𝑢𝑞𝑎 (𝑛)
because MVSI does not supply the zero-sequence
+𝑤𝑞𝑎 (𝑛 − 1) (4)
load current component.
(vii) Reduces dependence on conventional sources: It
reduces the dependence on conventional sources 𝑤𝑞𝑏 (𝑛) =
because the MVSI is integrated with non- = 𝛼𝛾{𝑓(𝑖𝑙𝑏 )𝑇 𝑓(𝑖𝑙𝑏 )𝑇 𝑓(𝑖𝑙𝑏 )𝑤𝑞𝑏 (𝑛 − 1)}𝑖𝑙𝑏 𝑢𝑞𝑏 (𝑛)
conventional sources and its maximum capacity is +𝑤𝑞𝑏 (𝑛 − 1) (5)
utilized as active power transfer.
𝑤𝑞𝑐 (𝑛) =
= 𝛼𝛾{𝑓(𝑖𝑙𝑐 )𝑇 𝑓(𝑖𝑙𝑐 )𝑇 𝑓(𝑖𝑙𝑐 )𝑤𝑞𝑐 (𝑛 − 1)}𝑖𝑙𝑐 𝑢𝑞𝑐 (𝑛)
3 KHLMS control algorithm
+𝑤𝑞𝑐 (𝑛 − 1) (6)
In this proposed KHLMS algorithm, the step size and
convergence factor are represented by α and γ . The
The 𝑤𝑎 average weight of active component can be
range of both α and γ must be within 0 and 1. The
expressed as:
KHLMS algorithm is trained (where, α = 0.4 and γ =
0.2) to obtain the stable and convergence characteristics. 𝑤𝑝𝑎 + 𝑤𝑝𝑏 + 𝑤𝑝𝑐
𝑤𝑎 = . (7)
In particular, the training study is analysed for the unit 3
PF operation, less harmonic distortion and suitable The 𝑤𝑟 average weight of reactive component can be
amplitude of source current. Hence, both the values are expressed as:
chosen as the most accepted values [24]. The
computation process for different variables is presented 𝑤𝑞𝑎 + 𝑤𝑞𝑏 + 𝑤𝑞𝑐
𝑤𝑟 = . (8)
below: 3
 Journal of Electrical Engineering, Vol. 75, No. 1, 2024 59

3.3 Computation of unit voltage template

𝑤𝑐𝑞 = 𝑘𝑝𝑟 𝑣𝑡𝑒 + 𝑘𝑖𝑟 ∫ 𝑣𝑡𝑒 𝑑𝑡 . (16)
Here, 𝑣𝑡 is termed as amplitude of PCC voltage and
𝑣𝑠𝑎 is the phase voltage. Therefore, for estimating unit Here, 𝑤𝑟 is termed as average magnitude of the load
voltage templates ( 𝑢𝑝𝑎 , 𝑢𝑝𝑏 , 𝑢𝑝𝑐 ), the phase voltage currents reactive component and 𝑤𝑐𝑞 is the PI controller
divided by the amplitude of PCC voltage is determined output. Therefore, for estimating the reference source
as current total reactive components is determined as
𝑣𝑠𝑎 𝑣𝑠𝑏 𝑣𝑠𝑐 𝑤𝑠𝑞 = 𝑤𝑟 − 𝑤𝑐𝑞 . (17)
𝑢𝑝𝑎 = , 𝑢𝑝𝑏 = , 𝑢𝑝𝑐 = . (9)
𝑣𝑡 𝑣𝑡 𝑣𝑡
The quadrature unit voltage templates ( 𝑢𝑞𝑎 , 𝑢𝑞𝑏 , 𝑢𝑞𝑐 ) is
3.6 Generation of switching signal
determined as
𝑢𝑝𝑏 + 𝑢𝑝𝑐 3𝑢𝑝𝑎 + 𝑢𝑝𝑏 − 𝑢𝑝𝑐 The procedure of obtaining active part of
𝑢𝑞𝑎 = , 𝑢𝑞𝑏 = , instantaneous three-phase reference source side current
√3 2√3 is determined as
−3𝑢𝑝𝑎 + 𝑢𝑝𝑏 − 𝑢𝑝𝑐 𝑖𝑎𝑎 = 𝑤𝑠𝑝 𝑢𝑝𝑎 , 𝑖𝑎𝑏 = 𝑤𝑠𝑝 𝑢𝑝𝑏 , 𝑖𝑎𝑐 = 𝑤𝑠𝑝 𝑢𝑝𝑐 . (18)
𝑢𝑞𝑐 = , (10)
2√3
The procedure of obtaining reactive part of
instantaneous three-phase reference source side current
where 𝑣𝑡 can be stated as can deduce as
2 +𝑣 2 + 𝑣 2 )
2(𝑣𝑠𝑎 𝑖𝑟𝑎 = 𝑤𝑠𝑞 𝑢𝑞𝑎 , 𝑖𝑟𝑏 = 𝑤𝑠𝑞 𝑢𝑞𝑏 , 𝑖𝑟𝑐 = 𝑤𝑠𝑞 𝑢𝑞𝑐 . (19)
√ 𝑠𝑏 𝑠𝑐
𝑣𝑡 = . (11)
3 Therefore, for estimating the reference source current
can deduce as follows:
∗ ∗ ∗
𝑖𝑠𝑎 = 𝑖𝑎𝑎 + 𝑖𝑟𝑎 , 𝑖𝑠𝑏 = 𝑖𝑎𝑏 + 𝑖𝑟𝑏 , 𝑖𝑠𝑐 = 𝑖𝑎𝑐 + 𝑖𝑟𝑐 . (20)
3.4 Computation of source current's active component
Here, 𝑖𝑠𝑎 , 𝑖𝑠𝑏 , 𝑖𝑠𝑐 are termed as actual source currents
The estimating error dc voltage 𝑣𝑑𝑒 is determined as ∗
and 𝑖𝑠𝑎 ∗
, 𝑖𝑠𝑏 ∗
, 𝑖𝑠𝑐 are the source currents (reference).
Therefore, for generating the error signals both are
𝑣𝑑𝑒 = 𝑣𝑑𝑐 (𝑟𝑒𝑓) − 𝑣𝑑𝑐 , (12) compared. Afterward, the error is precise to a Hysteresis
Current Controller (HCC). The outputs of HCC are used
where 𝑣𝑑𝑐 (𝑟𝑒𝑓) is the reference DC voltage and 𝑣𝑑𝑐 is to supply the pulses of switches S1 to S6 of the AVSI
the sensed DC voltage. and S′1 to S′6 of the MVSI.
Based on the above analysis, the difference is
processed through the Proportional-Integral controller.
we can deduce the output as 4 Hardware implementation and results

𝑤𝑐𝑝 = 𝑘𝑝𝑎 𝑣𝑑𝑒 + 𝑘𝑖𝑎 ∫ 𝑣𝑑𝑒 𝑑𝑡 . (13) The merits of the proposed topology are designed and
verified through experimentation. The hardware unit
The estimating the reference source current total active seen in Fig. 2 is constructed using system parameters as
components is determined as those arranged in Tab. 1. The SPARTAN-6 FPGA
𝑤𝑠𝑝 = 𝑤𝑎 + 𝑤𝑐𝑝 , (14) controller switching frequency is 20 kHz, which
operates the switches of MVSI and AVSI. The KHLMS
where 𝑤𝑎 is the average magnitude of the load currents control algorithm is designed in XILINX SP6 LX25 and
active component and 𝑤𝑐𝑝 is the PI controller output. coded for implementation in the FPGA controller
toolbox. The sampling rate is kept to 50 µs to avoid
overrun errors. The voltage, current, PF and harmonic
3.5 Computation of source current's reactive component reduction are recorded with 200 ms averages by using a
digital storage oscilloscope (model no-SIGLENT,
The ac voltage error (𝑣𝑡𝑒 ) is determined as SDS1104X-E-5100) and multifunction meter (MFM)
𝑣𝑡𝑒 = 𝑣𝑡 (𝑟𝑒𝑓) − 𝑣𝑡 . (15) model no-SELEC-MFM384, which is fully compatible
with IEC-614000-4-30.
Based on the above analysis, the difference is
processed through the Proportional-Integral controller.
we can deduce the output as
60 Mrutyunjaya Mangaraj et al.: Experimental test performance for a comparative evaluation of a voltage source inverter …

Host Laptop DSO guration are that it decreases the DC link voltage of
MVSI up to 38% over AVSI and is stable at 570 V and
the total DC link voltage across two split capacitors of
SPATRAN-6 AVSI is 904 V. The proposed dual VSI exhibits
controller
Variable
admirable dynamic performance, phase-a source
Load voltage, phase-a source currents, phase-a compensating
current of AVSI and phase-a compensating current of
MVSI are shown in Fig. 4(b).

MVS AVSI
I

Fig. 2. Experimental unit of the proposed topology

A 3-phase variable nonlinear load, i.e., a diode bridge

rectifier with variable R and fixed L is supplied by MVSI
and AVSI topology. Two MFMs are connected at source
side MFM-1 and load side MFM-2 of the utility grid to
measure different parameters such as voltage, current,
power, PF and THD of the system.

4.1 Operational performance of conventional VSI

The experimental waveform of the source voltage
and three phase source currents with and without VSI are
depicted in Fig. 3(a) it is found that no distortions are
present in the source currents after compensation. Figure
Fig. 3. Performance of VSI, (a) 𝑣𝑠𝑎 (phase a supply
3(b) shows the distortion present in the source current
voltage) and 𝑖𝑠𝑎 , 𝑖𝑠𝑏 , 𝑖𝑠𝑐 (3-phase supply current)
before VSI switched ON. The a-phase source current and
before and after compensation, (b) distortion in source
voltage are in phase and sinusoidal when VSI based
currents before compensation, (c) distortion free source
DSTATCOM is switched ON. Figures 3(c-d) show the
currents after compensation and (d) after compensation
THD reduction and PF correction after compensation.
PF improvement

4.2 Superior performance of proposed topology

It is observed from Fig. 4(c), that after compensation,
The MVSI and AVSI are connected at the PCC of the the three phase source currents THDs are reduced to
utility grid, the switches of AVSI are first switched on (average) 2.4% and the PF corrected to 0.985 is shown
and the performance is similar to the two-level VSI. But in Fig. 4(d). The experimental outcome of dual VSI
when dual VSI is switched on, the performance of the compared with conventional VSI and the dynamic
system is improved and its results in phase a source performance of the KHLMS technique with others are
voltage and three phase source currents are shown in arranged in Tab. 2 and Tab. 3 respectively.
Fig. 4(a). The inherent merits of the proposed confi-
 Journal of Electrical Engineering, Vol. 75, No. 1, 2024 61

Inverter rating 2 kVA, 5 A

DC link voltage 750 V(max)
DC link capacitor 2200 µF
Isolation Transformer 3 kVA, 415 V
Variable Transformer (No 2) 5 kVA, (0-470 V)

Table 2. Assessment of single VSI and dual VSI

Parameter VSI dual VSI
𝒊𝒔 (A), %THD 2.3, 4.1 2.1, 2.4
𝒗𝒔 (V), %THD 200, 1.6 202, 1.4
𝒊𝒍 (A), %THD 1.8, 29 1.83, 29
PF 0.982 0.985
Active power injection NO Yes
DC link voltage (V) 904 V 904 V(AVSI)
570 V(MVSI)

Table 3. Assessment between other techniques for

source current harmonics reduction with the KHLMS

Measurement Source current Load current PF

THD% THD%
Ref. [14] 4.14 27.9 0.9
Ref. [25] 3.8 27.9 0.8
KHLMS 2.4 29 0.98
technique

5 Conclusion
The reliability, flexibility and shunt compensation
capability of the inverter is improved, which can also
regulate the OAPFC. Some important contributions of
the dual VSI are highlighted below:
Fig. 4. Superior performance of the dual VSI: (a) 𝑣𝑠𝑎
• Auxiliary power supply requirement is omitted when
(phase a supply voltage) and 𝑖𝑠𝑎, 𝑖𝑠𝑏 , 𝑖𝑠𝑐 (3-phase supply
the source side fails in the utility grid.
current) before and after compensation, (b) phase a • More reliable and the overall performance is better
supply voltage, supply current, compensating current of over single VSI.
AVSI and MVSI, (c) distortion free source currents after
• Modularity is possible, future upcoming noncon-
compensation, and (d) after compensation PF impro-
ventional sources can be integrated with the proposed
vement
topology.
• Fault identification and maintenance is easy and can
Table 1. Hardware unit parameters and magnitude be done without a whole system shutdown.
• The switching losses are reduced due to the dual
Required parameter Magnitude
current path way.
Source voltage 200 V/phase • Reduced THD of source currents, better voltage
Microgrid voltage 415 V (line to line) regulation with balanced voltage at PCC and under
System frequency 50 Hz variable nonlinear loading maintaining source PF
Switching frequency 20 kHz nearer to unity and sinusoidal.
Source resistance 5Ω Validation of the proposed topology under variable
Variable load 1 kW nonlinear conditions is verified with the experimental
Compensator resistance 50 Ω
setup. Finally, the proposed topology found a more
suitable option for a low and medium voltage utility grid.
Compensator inductance 5 mH
62 Mrutyunjaya Mangaraj et al.: Experimental test performance for a comparative evaluation of a voltage source inverter …

Acknowledgment [13] N. Rana, S. Banerjee, S. K. Giri, A. Trivedi and S. S.

Williamson, “Modeling, Analysis and Implementation of an
We acknowledge the support of the Science and Improved Interleaved Buck-Boost Converter,” IEEE Trans-
Engineering Research Board of India (SERB-DST), actions on Circuits and Systems II: Express Briefs, vol. 68, no.
Sanction number: SERB/F/8504/2019-2020. 7, pp. 2588-2592, 2021, doi: 10.1109/TCSII.2021.3056478.
[14] M. Mangaraj, and J. Sabat, “MVSI and AVSI-supported
DSTATCOM for PQ Analysis,” IETE Journal of Research,
vol. 69, no. 6, pp. 3852-3858, 2023,
References DOI: 10.1080/03772063.2021.1920850
[15] A. Aghazadeh, M. Davari, H. Nafisi, and F. Blaabjerg, “Grid
[1] J. Sabat, M. Mangaraj, “Operation and Control Performance of Integration of a Dual Two-Level Voltage-Source Inverter
Interactive DZSI-Based DSTATCOM,” J. Inst. Eng. India Ser. Considering Grid Impedance and Phase-Locked Loop,” IEEE
B, 2022. https://doi.org/10.1007/s40031-022-00730-w Journal of Emerging and Selected Topics in Power Electronics,
[2] M. Shaheen, R. A. El-Sehiemy, S. Kamel, E. E. Elattar and vol. 9, no. 1, pp. 401-422, 2021.
A. M. Elsayed, “Improving Distribution Networks’ Consis- [16] Z. Ji, Q. Wang, D. Li, and Y. Sun, “Fast DC-Bias Current
tency by Optimal Distribution System Reconfiguration and Control of Dual Active Bridge Converters with Feedforward
Distributed Generations,” IEEE Access, vol. 9, pp. 67186- Compensation,” IEEE Transactions on Circuits and Systems
67200, 2021, doi: 10.1109/ACCESS.2021.3076670. II: Express Briefs, vol. 67, no. 11, pp. 2587-2591, 2020, doi:
[3] G. D. Marques, M. F. Iacchetti and S. M. A. Cruz, “An Explicit 10.1109/TCSII.2019.2957790.
Minimum-Loss Control Strategy for Dual VSI DFIG-DC [17] H. V. Nguyen, D. To, and D. Lee, “Onboard Battery Chargers
Systems,” IEEE Journal of Emerging and Selected Topics in for Plug-in Electric Vehicles with Dual Functional Circuit for
Power Electronics, vol. 11, no. 5, pp. 5234-5243, Oct. 2023, Low-Voltage Battery Charging and Active Power
doi: 10.1109/JESTPE.2023.3289504. Decoupling,” IEEE Access, vol. 6, pp. 70212-70222, 2018, doi:
[4] M. K. Kar, A. K. Singh, S. Kumar et al. “Application of 10.1109/ACCESS.2018.2876645.
Fractional-Order PID Controller to Improve Stability of [18] N. Kumar, T. K. Saha, and J. Dey, “Sliding-mode control of
a Single-Machine Infinite-Bus System,” J. Inst. Eng. India Ser. PWM dual inverter-based grid-connected PV system: Mode-
B , 2023. https://doi.org/10.1007/s40031-023-00950-8 ling and performance analysis, IEEE Journal of Emerging and
[5] M. K. Kar, B. Rout and J. K. Moharana, “Improvement of Selected Topics in Power Electronics, vol. 4, no. 2, pp. 435-
power factor of a grid connected load system using a static 444, 2016.
compensator,” Journal for Foundations and Applications of [19] K. R. Sekhar, and S. Srinivas, “Discontinuous decoupled
Physics, vol. 1, no. 1, pp.5-10, 2014. PWMs for reduced current ripple in a dual two-level inverter
[6] D. A. Patel, K. Venkatraman, V. R. R. Rudra Raju, et al. fed open-end winding induction motor drive,” IEEE Trans-
“A Dual Functional DSTATCOM for Power Quality Improve- actions on Power electronics, vol. 28, pp. 2493-2502, 2013.
ment,” J. Inst. Eng. India Ser. B, vol. 102, pp. 881–893, 202, [20] M. Mangaraj and A. K. Panda, “Performance analysis of
https://doi.org/10.1007/s40031-021-00575-9 DSTATCOM employing various control algorithms,” IET
[7] A. Akhavan, J. C. Vasquez and J. M. Guerrero, “A Robust Generation, Transmission and Distribution, vol. 11, no. 10, pp.
Method for Controlling Grid-Connected Inverters in Weak 2643-2653, 2017.
Grids,” IEEE Transactions on Circuits and Systems II: Express [21] A.K. Panda and M. Mangaraj, “DSTATCOM employing
Briefs, vol. 68, no. 4, pp.1333-1337, 2021, hybrid neural network control technique for power quality
doi: 10.1109/TCSII.2020.3033427 improvement,” IET Power Electronics, vol. 10, no. 4, pp. 480-
[8] M. K. Kar, S. Kumar, A. K. Singh, “Power Quality Improve- 489, 2017.
ment of an Interconnected Grid System Using PWM Technique [22] R. K. Agarwal, I. Hussain and B. Singh, “Application of LMS-
of D-STATCOM,” In: Kumar, S., Singh, B., Singh, A.K. (eds) Based NN Structure for Power Quality Enhancement in a
Recent Advances in Power Electronics and Drives. Lecture Distribution Network Under Abnormal Conditions,” IEEE
Notes in Electrical Engineering, vol. 852, 2022. Springer, Transactions on Neural Networks and Learning Systems. vol.
Singapore. https://doi.org/10.1007/978-981-16-9239-0_3 29, no. 5, pp. 1598-1607, 2018.
[9] P. Zhao, et al, “Economic-Effective Multi-Energy Manage- [23] M. Mangaraj and A. K. Panda, “NBP-based icosϕ control stra-
ment Considering Voltage Regulation Networked with Energy tegy for DSTATCOM,” IET Power Electronics, vol. 10, no. 12,
Hubs,” IEEE Transactions on Power Systems, vol. 36, no. 3, pp. 1617-1625, 2017.
pp. 2503-2515, 2021, doi: 10.1109/TPWRS.2020.3025861 [24] M. Mangaraj and A. K. Panda, “Modelling and simulation of
[10] M. K. Kar, “Stability analysis of multi-machine system using KHLMS algorithm-based DSTATCOM,” IET Power Electro-
FACTS devices,” Int J Syst Assur Eng Manag, vol. 14, pp. nics, vol. 12, no. 9, pp. 2304-2311, 2019.
2136–2145, 2023. https://doi.org/10.1007/s13198-023-02044- [25] D. Vijay M., B. Singh, and G. Bhuvaneswari, “A High-
6 Performance Microgrid with a Mechanical Sensorless SynRG
[11] M. V. Manoj Kumar, M. K. Mishra and C. Kumar, “A Grid- Operated Wind Energy Generating System,” IEEE Trans-
Connected Dual Voltage Source Inverter with Power Quality actions on Industrial Informatics, vol. 16, no. 12, pp. 7349-
Improvement Features,” IEEE Transactions on Sustainable 7359, 2020.
Energy, vol. 6, no. 2, pp. 482-490, 2015.
[12] B. Singh, P. Jayaprakash, D. P., Kothari, A. Chandra and K. A.
Haddad, “Comprehensive Study of DSTATCOM Confi- Received 23 December 2023
gurations,” IEEE Transactions on Industrial Informatics, vol. _________________________________
10, no. 2, pp. 854-870, 2014.