Dead-Time Compensation of A Current Controlled Inverter Using The
Dead-Time Compensation of A Current Controlled Inverter Using The
International Journal of
Electronics
Publication details, including instructions for authors
and subscription information:
http://www.tandfonline.com/loi/tetn20
Dead-time compensation
of a current controlled
inverter using the space vector
modulation method
W. S. OH
Published online: 10 Nov 2010.
Taylor & Francis makes every effort to ensure the accuracy of all the
information (the “Content”) contained in the publications on our platform.
However, Taylor & Francis, our agents, and our licensors make no
representations or warranties whatsoever as to the accuracy, completeness,
or suitability for any purpose of the Content. Any opinions and views
expressed in this publication are the opinions and views of the authors, and
are not the views of or endorsed by Taylor & Francis. The accuracy of the
Content should not be relied upon and should be independently verified with
primary sources of information. Taylor and Francis shall not be liable for any
losses, actions, claims, proceedings, demands, costs, expenses, damages,
and other liabilities whatsoever or howsoever caused arising directly or
indirectly in connection with, in relation to or arising out of the use of the
Content.
This article may be used for research, teaching, and private study purposes.
Any substantial or systematic reproduction, redistribution, reselling, loan,
sub-licensing, systematic supply, or distribution in any form to anyone is
expressly forbidden. Terms & Conditions of access and use can be found at
http://www.tandfonline.com/page/terms-and-conditions
Downloaded by [Korea University] at 22:51 01 January 2015
int. j. electronics, 1996, vol . 80, no . 2, 277± 289
TMS320C31. Experimental results prove that the proposed scheme provides a good
inverter output performance.
1. Introduction
Pulsewidth modulated (PWM) voltage source inverters ( VSIs) for three-phase
load are widespread, feeding variable-speed or high-dynamic-controlled asynchron-
ous motors. In this high dynamic control of an induction motor using an inverter,
torque ripple, voltage and current waveform distortion are problems. The main
reasons for these problems are dead-time in¯ uence, DC link voltage variation and
the voltage drop of the power devices. Among these reasons, many studies on dead-
time have been carried out (Murai et al. 1987, Sukegawa et al. 1991, Chung and Lee
1993, Van der Broeck et al. 1986, Heumann and Schroder 1988, Pedersen et al.
1993). Dead-time is the short time that elapses between switching one device in an
inverter leg o and switching the other one on: it ensures both switches do not
conduct simultaneously.
Dead-time, which is inevitable to prevent a bridge leg short-circuit, produces
distortion of inverter output voltage and low harmonics. Therefore, dead-time
contributes to the poor performance of induction motors.
Especially in low speed drives, its in¯ uence is increased. The current control
strategies of VSI can be divided into three categories: (1) tolerance band controllers
(hysteresis controllers) with variable pulse frequency for direct control of the load
currents; (2) PWM controllers with ® xed pulse frequency for controlling the load
currents through the average load voltage; (3) space voltage controllers (which are
used in the vector controlled inverter) for better dynamic response.
In this paper, in order to compensate for the dead-time e ect, the in¯ uence of
dead-time is investigated. As the use of vector controlled AC drives and the desire
for complete digital control increase, the fully digital controller, using the space
² A shorter version of this paper was presented at the International Conference on Power
Electronics and Drive Systems (PEDS’95), which was held at the Pan Paci® c Hotel, Singapore,
on 21± 24 February 1995.
³ Department of Electrical Engineering, Yuhan Junior College, Puchon, 185-34, South
Korea. Tel: + (82) 02 610 0735; Fax: + (82) 02 619 9771.
§ Power Electronics Control Lab. Dept. of Electrical Engineering, Hanyang University,
Seoul, 133-791, South Korea. Tel: + (82) 0345 400 5169; Fax: + (82) 0345 407 9930.
0020± 7217/96 $12.00 Ñ 1996 Taylor & Francis Ltd.
278 W. S. Oh et al.
voltage vector strategy, is considered. The narrow switching pulse of the space
voltage controller, which is smaller than dead-time, is considered. The proposed
algorithm is performed by software without additional hardware. An experimental
system composed of one chip microprocessor 80C196MC and TMS320C31 is
designed.
is positive, the switching pulse is narrower than the reference pulse, therefore the
output voltage has a smaller value than the reference value (Pedersen et al. 1993).
Ta o n = Ta r e f Õ ((T d + T o n ) Õ To ff ) (1)
In the alternative case (i a < 0 ), that is, the phase current ia is negative, the switching
pulse is wider than the reference pulse, therefore the output voltage has a larger
value
T a o n = T a r e f + ((T d + T o n ) Õ To ff ) (2)
where T a r e f is the reference switching time for the output voltage, T a o n is the actual
switching time of the output voltage, T o n , T o f f are the turn on and turn o times of
switching device, respectively, and T d is the dead-time.
Equation (3) de® nes the switching time for three-phase
Tp o n = Tp refÕ sgn (i p )T e (3)
Downloaded by [Korea University] at 22:51 01 January 2015
where p = a, b, c and T e = (T d + T o n ) Õ To f f
1 for ip > 0
sgn (i p ) =
GÕ 1 for i p < 0
Thus, the average phase-to-centre voltage follows as (4)
A B
Tp o n 1
Up n = E d Õ p = a, b, c (4)
Ts 2
(a) (b)
Figure 3. Space vector modulation: (a ) voltage vector; (b ) pulse pattern of the space vector.
Downloaded by [Korea University] at 22:51 01 January 2015
|VS |
a= 2 (8)
3 Ed
hence
sin ( 60 ß Õ c )
TA = TZ a (9)
sin 60ß
sin c
TB = T Z a (10)
sin 60ß
T0 + T7 = TZ Õ (T A + T B ) (11)
This results in a de® nite switching order according to Fig. 3(b ), which shows
exactly the same symmetry as derived for established sinusoidal modulation.
(a)
Downloaded by [Korea University] at 22:51 01 January 2015
(b)
Figure 4. Structure of a three-phase inverter and space voltage vector: (a ) three-phase inverter;
(b ) phase pattern of the space vector.
4.1. Mode 1
We can de® ne the driving duration of the output voltage as (12) from (1)
Ta o n = Ta r e f Õ Te
T b o n = Tb ref Õ Te (12)
Tc o n = T c r e f + T e
A B
Ta refÕ Te 1
Ua n = E d Õ
Ts 2
A B
Tb r e f Õ Te 1
Ub n = E d Õ (13)
Ts 2
A B
T c r e f + Te 1
Uc n = Ed Õ
Ts 2
282 W. S. Oh et al.
A B
Ta ref Õ Tb ref
Ua b = Ed
Ts
A B
Tb ref Õ Tc r e f Õ 2T e
Ub c = E d (14)
Ts
A B
Tc r e f Õ T a r e f + 2T e
Uc a = E d
Ts
Ua b = U a b r e f
Ub c = U b c r e f Õ Ue (15)
Downloaded by [Korea University] at 22:51 01 January 2015
U c a = Uc a r e f + U e
where
A B
2T e
Ue = E d (16)
Ts
4.2 Mode 2
Current directions are the same as Mode 1 and there is a narrow pulse in phase a .
The driving duration of the output voltage is given by
Ta o n = 0
T b o n = Tb ref Õ Te (17)
Tc o n = T b r e f + T e
Ed
Ua n = Õ
2
A B
Tb refÕ Te 1
Ub n = E d Õ (18)
Ts 2
A B
Tc r e f + Te 1
Uc n = E d Õ
Ts 2
Dead-time compensation of current controlled inverter 283
A B
Õ Tb r e f + T e
Ua b = Ed
Ts
A B
Tb r e f Õ Tc r e f Õ 2T e
Ub c = E d (19)
Ts
A B
Tc r e f + Te
Uc a = E d
Ts
Ta r e f Õ Te
Ua b = Ua b r e f Õ Ed
Ts
Downloaded by [Korea University] at 22:51 01 January 2015
Ub c = Ub c r e f Õ Ue (20)
Ta r e f + Te
Uc a = U c a r e f + E d
Ts
Ta r e f Õ Te
Ua b = Ua b refÕ Ed
Ts
Ub c = Ub c r e f + Ue (21)
Ta ref Õ 3T e
Uc a = U c a r e f + E d
Ts
Ua b = U a b r e f
Tc r e f Õ 3T e
Ub c = U b c r e f + E d
Ts (22)
Tc r e f Õ 3T e
Uc a = Uc a r e f Õ Ed
Ts
U a b = Ua b r e f
T c r e f + Te
Ub c = Ub c r e f + E d
Ts (23)
T c r e f + Te
Uc a = Uc a refÕ Ed
Ts
The in¯ uence of the narrow pulse of each phase is not regular, like mode 1.
284 W. S. Oh et al.
5.1. Mode 1
When two phase currents ia , i b of the inverter are in same direction, and phase
current ib is in the di erent direction, the di ernce between the output voltage and
reference voltage is U e . Two phases having the same current sign have no dead-time
in¯ uence and another phase, having the opposite current sign, must be compensated.
U e is the voltage error accompanied by reduced time interval 2T e . Thus, compensating
time is obtained as (24)
Downloaded by [Korea University] at 22:51 01 January 2015
(a) (b)
Figure 5. Compensated waveforms of: (a ) mode 1; (b ) mode 2.
Dead-time compensation of current controlled inverter 285
Tc c o m = Tc r e f Õ 2T e (24)
where T c c o m is compensated by reference time T c r e f . If current directions are reversed,
compensating time is obtained as (25)
T c c o m = T c r e f + 2T e (25)
Figure 5(a ) represents the compensated waveforms of mode 1.
5.2. Mode 2
When current directions are equal to mode 1 and the narrow pulse is in phase a,
the reference driving pulse in phase a is cut. Thus, we must compensate for the cut
pulse. From (20), the other phases are compensated as
Tb c o m = Tb r e f Õ (T a r e f Õ
H
Te )
(26)
Tc c o m = Tc r e f Õ (T a r e f + T e )
Downloaded by [Korea University] at 22:51 01 January 2015
H
Tb co m (T a Te )
(27)
Tc c o m = Tc r e f Õ (T a r e f Õ 3T e )
Host
link Communication
PWM
Switching Protection
pattern
Encoder
(a)
(b)
(c)
Figure 7. Phase current waveforms: (a ) non-compensated; (b ) compensated; and (c ) compens-
ated considering narrow pulse.
Dead-time compensation of current controlled inverter 287
MAG
dBV
10 µB
± 50
0 PWR SP A hon LIN 500 Hz
X: 15.00 Hz Y: ± 10.78 dBV
Downloaded by [Korea University] at 22:51 01 January 2015
(a)
0
MAG
dBV
10 µB
± 50
0 PWR SP A hon LIN 500 Hz
X: 15.00 Hz Y: ± 9.90 dBV
(b)
0
MAG
dBV
10 µB
± 50
0 PWR SP A hon LIN 500 Hz
X: 15.00 Hz Y: ± 10.00 dBV
(c)
Figure 8. FFT analysis waveforms of phase current: (a ) non-compensated; (b ) compensated;
and (c ) compensated considering narrow pulse.
288 W. S. Oh et al.
6. Experiment
In this paper, the dead-time compensating algorithm is accomplished with soft-
ware in the one chip microprocessor, 80C196MC and DSP TMS320C31 without
any other additional hardware circuits.
The 80C196MC is a 16-bit microcontroller designed primarily to control three-
phase induction and DC brushless motors and can perform pulse-width modulation
using a three-phase waveform generator with minimum CPU intervention. An IPM
(Intelligent Power Module)-based inverter is designed. An IPM is a three-phase 30 A,
600 V, current-sense IGBT type. Sampling time is 0´125 ms and dead-time is 8 m s.
The operating frequency of experiment is 15 Hz as, at low speed, the dead-time
Downloaded by [Korea University] at 22:51 01 January 2015
7. Conclusions
The demand for high dynamic performance AC motor drives leads to a fast
response of the current loop and low harmonic current components. The switching
dead-time increases and causes harmonic components of inverter outputs.
A space voltage vector modulation compensating dead-time is presented. This
modulator works online and the new voltage vector information is computed every
sampling period, allowing a fast response of the current loop and yielding a good
harmonic performance. In mode 1, among the space± voltage vector pulse patterns,
only one phase having a di erent direction current is compensated. In mode 2, two
phases having no narrow pulse are compensated.
The proposed algorithm is accomplished only with software; additional hardware
circuits are not required. All control tasks have been realized on a one chip micro-
processor 80C196MC and DSP TMS320C31, with the consequent savings in hard-
ware and with the possibility of introducing novel algorithms to improve the drive
e ciency.
R eference s
C hung, Y . T ., and L ee, S . Y ., 1993, The waveform compensation of dead time in PWM
inverters. Journal of the Korean Institute of Electrical Engineers, 42, 29± 35.
Dead-time compensation of current controlled inverter 289
H eumann, K ., and S chroder, H ., 1988, Design criteria for fast switching PWM inverters.
Power Electronic Specialists’ Conference (PESC’88), pp. 271± 276.
M urai, Y ., W atanabe, T ., and I wasaki, H ., 1987, Waveform distortion and correction circuit
for PWM inverter with switching lag times. IEEE T ransactions on Industry
Applications, 23, 881± 886.
P edersen, J . K ., B laabjerg, F ., J ensen, J . W ., and T hogersen, P ., 1993, An ideal PWM-
VSI inverter with feedforward and feedback compensation. European Conference on
Power Electronics and Application (EPE93), pp. 501± 507.
S ukegawa, T ., K amiyama, K ., M atsui, T ., and O kuyama, T ., 1991, Fully digital vector
controlled PWM VSI fed AC drives with an inverter dead time compensation strategy.
IEEE T ransactions on Industry Applications, 27, 552± 559.
V an D er B roeck, H . W ., S kudelny, H . C ., and S tanke, G . V ., 1986, Analysis and realization
of a pulse width modulator based on voltage space vectors. Conference Record of
IEEE Industry Applications Society (IAS86), pp. 244± 251.
V an D er B roeck, H . W ., S kudelny, H . C ., and S tanke, G . V ., 1988, Analysis and realization
of a pulse width modulator based on voltage space vectors. IEEE T ransactions on
Industry Applications, 24, 142± 150.
Downloaded by [Korea University] at 22:51 01 January 2015