Scribd
Upload
48 views1 page

Protection 80386 RNM

The control registers CR0-CR3 control various machine features. CR0 contains status bits that control paging, emulation, math coprocessor presence, task switches, protection enabling and extension type. CR1 is unused. CR2 holds the address of a page fault. CR3 gives the base address of the page directory for the 2-level paging mechanism.

Uploaded by

Raj
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
48 views1 page

Protection 80386 RNM

The control registers CR0-CR3 control various machine features. CR0 contains status bits that control paging, emulation, math coprocessor presence, task switches, protection enabling and extension type. CR1 is unused. CR2 holds the address of a page fault. CR3 gives the base address of the page directory for the 2-level paging mechanism.

Uploaded by

Raj
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 1

Control Registers: The control registers CR0-CR3 control various features .

CR0,CR1,and CR3
hold the global machine status which affect all the tasks in the system independent of executed
task.
Control register CR0: It contains the six status bits . It gives us the Machine Status Word
The six control bits are
1) PG (Paging):It enable or disable paging mechanism (PG=1,Enable)
2) EM (Emulate co-processor ): This bit is made ‘1’ in the absence of a Math Co-processor
so that if a co-processor instruction is encountered , then it will be executed by an on chip
emulator. If this bit is ‘0’ then the co-processor instructions will be executed by
80387/80287 whichever is present in the system.
3) MP(Math co-processor present):This bit is made ‘1’ to indicate that a math coprocessor
is present.
4) TS (Task Switched): If TS = 1 ,it means a task switch is performed. Now the TSS of the
current task has a back- link to previous task.
5) PE(Protection Enable):This bit is made to ‘1’ to enter protected mode .On reset this bit is
‘0’.It is the only bit of CR0 which is also available in Real mode .
6) ET(Extension Type):This bit informs the 80386 DX whether the numeric processor is an
80287 or 80387.IF ET = 0, It selects the 80287 co-processor and if ET = 1, it selects the
80387 co-processor
Control register CR1:It is not used in the 0386 DX.
Control register CR2: is used to hold the linear address for which a page fault (required
page not being present in the physical memory)has occurred and using this address the
operating system can load the required page in the physical memory from the secondary
memory.
Control register CR3: (Page Directory Base Register-PDBR)
The 80386 microprocessor implement 2-level page translation mechanism.
*Information about various pages is stored in various page tables.
*Addresses of these page tables are stored in the page directory.
*CR3 gives the base address (starting address)of the page directory.
Note PDBR is only 20 bits .It just gives the upper 20 bits of the starting address of the page
directory.

You might also like