LVS Best - Practice - and - Debugging
LVS Best - Practice - and - Debugging
Debugging
颜全/Oliver
Sr. Calibre AE
June, 2020
Agenda
1. LVS Basic
What is LVS
LVS Flow Chart
2. RVE Review
Multilayer highlights
Search
Short Isolation
2
LVS BASIC
3
What is LVS?
Layout vs. Schematic (Netlist)
Two Phases
— Extraction - Layout
— Compare
4
Calibre nmLVS Execution Examples
“Normal” – Extraction & Compare in one step
○ > calibre –lvs –hier <command file>
Extraction Only (Hierarchical SPICE netlist from the layout)
○ > calibre –spice <layout spice file name> <command file>
Compare Only (Using an existing extracted SPICE netlist)
○ > calibre –lvs –hier –layout <layout spice file name> <command file>
Verify Source Netlist (Check for source netlist compile)
○ > calibre –lvs –cs <command file>
Useful Switches (Add before the command file name)
○ –turbo <no. of processors> Multi-threaded parallel processing
– No. of processors is a positive integer specifying the number of CPU’s needed for run
– No number will use all CPU’s on the machine
○ –hyper Enables the concurrent, parallel execution of SVRF operations
– Can only be used with –turbo
○ –hcell <cell list> Cell correspondence file for compare © Mentor Graphics Corp. Company Confidential
5
Hierarchical Engine
The power behind Calibre
Very efficient and smart
> calibre –lvs –hier –hcell <cell list> –hyper <command_file>
6
HCell List
List of cells to be used for compare in the hierarchical extraction
Option 1: Generated List (Text File) used with the –hcell switch in the Calibre execution
command line
— > calibre –lvs –hier –hcell <cell list> -hyper <command file>
— Example: <layout name> <source name>
7
HCell List (Cont.)
What should be included?
○ User preference
○ Suggestions
– IP Blocks
– Memories
– Standard Cells (Anything with a transistor in it)
– IO Cells
8
When to Use Extraction only flow
Short Isolation
Check Floorplan stage data
○ IO Ring
– Diodes Placed correctly
– ESD Clamps placed correctly
– Power Breaks in the correct locations
○ Power / Ground Structure
○ Multi Rail P/G Structure
○ Special Nets
○ Hand Routed Nets
9
Compare
> calibre –lvs –hier –hcell <cell list>
<command_file>
What is needed:
○ Command file
○ Extracted results
○ Verilog/Spice netlist
– Spice is created from Verilog using v2lvs
○ Hcell list
○ Do not need to re-run extraction if Netlist has changed and layout
has not
10
LVS Flow Chart
11
RVE REVIEW
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
LVS CASE STUDY
30
LVS Case Study
Case List:
#1 - Cell-Level Short
2 Conn.
#3 – Seed Promotion with Bad
Devices
31
Case #1 — Cell-level Short
The Problem
3 Shorts
the top level.
32
Case #1 — Cell-Level Short (Cont.)
33
Case #1 — Run LVS Job
34
Case #1 — Check Extraction Results
35
Case #1 — Invoke Short Isolation
36
Case #1 — Highlight the Short
37
Case #1 — Invoke Short Isolation Options
38
Case #1 — Examine Isolation Results
39
Case #1 — Set Up Highlight Colors
40
Case #1 — Highlight Metal2
41
Case #1 — Highlight Metal1
42
Case #1 — View Cell Detail
43
Case #1 — Fix the Short
44
Case #1 — LVS Is Correct
45
Case #1 — Conclusion
The Problem
3 Shorts
the top level.
Lesson Learned
Use of the short isolation BY
LAYER feature can help locate
shorting geometries.
46
Case #2 — Combined Short and Open
2 Conn.
created an open circuit.
47
Case #2 — Combined Short and Open (Cont.)
48
Case #2 — Run Job
49
Case #2 — Expand Analysis Results
50
Case #2 — Highlight Shorted Net
51
Case #2 — Highlight Instance
52
Case #2 — Highlight Correct Net
53
Case #2 — Highlight Devices
54
Case #2 — Identify Fix
55
Case #2 — Fix the Layout
56
Case #2 — Re-Run Job
57
Case #2 — Conclusion
2 Conn.
created an open circuit.
Lesson Learned
Error analysis and the
schematic viewer can be used
to quickly identify incorrectly-
connected pins.
58
Case #3 — Seed Promotion With Bad Devices
4 Device
promoted device is not pushed
back into its parent cell.
59
Case #3 — Seed Promotion With Bad Devices (Cont.)
60
Case #3 — Run Extraction Job
61
Case #3 — Examine Netlist
62
Case #3 — Examine Transcript
63
Case #3 — Examine Rule File
64
Case #3 — Examine Extraction Report
65
Case #3 — Examine the Layout
66
Case #3 — Fix the Layout
67
Case #3 — Re-Run Extraction
68
Case #3 — Examine Netlist
69
Case #3 — Conclusion
4 Device
promoted device is not pushed
back into its parent cell.
Lesson Learned
A device recognition error
involving one placement of a
cell will prevent pushdown of
the device into that cell.
Return to Case List
70
Calibre应用技巧系列讲座第六期
如何使用calibre PERC进行芯片可靠性相关检查
时间:6月16日下午16:30 -17:30
主讲人:吴文鑫
扫码报名
71
感谢您参与本次研讨会!
结束后欢迎填写微信问卷,您的想法对我们很重要!
还有机会赢取精美礼品哦~
扫码填问卷
72
© Mentor Graphics Corp.
www.mentor.com
Company Confidential
73