Functional

Coverage
Polymorphism,
- - - - Arrays
- Queues
- - ,Hardware
- - - - - - - - - - Syllabus:
RTL relevant
Digital particulars directions
Thestudentsbelow keeping Based
andconsidered
ProgramConstraints
Control Threading
Object
Processand System Systenm
SystemInter-process Tasks
and Verilog
Procedural
Blocking
Block Verilog
Verilog FSM
Sequential
ASIC Design
Logic :
Data Behavioral Combinational entire allied
Design course on
Structures building DesignModel IC
Flow Verilog Oriented Verilog Verilog Regions Syntaxes Data concepts in in
Block and Design course are ourprocess mind
to the the
Verification Functions
Modelling
and and Circuit
and plan, exceldiscussion
and and
this, Non-Blocking Types Flow Research as various
Loops
: Communications
and
Continuous Circuits
Electronics
Digital and that
Shallow , Interfaces
Randomization Programming Regions Data and Design Hardware described
and plan we to in
Arrays : and Design
super Simulations and Verification engage this
helping
, Flow practical is Would aspects
Tasks Types Generate : designed Initiative for
using Operators booming
Copy ,typedef - Delay ControB Encoder/Decoder - below. also your creating
- Packed/Unpacked - Verilog Assignments
Assignments Latches Modeling students
and Modports skills of
and Methods (0OPS - Structs,System in with post students be area Students
Functions, ,extern Mailbox Fundamentals,
Converters
Gates, the happy
Deep and required a
th e the
get
platform
and for Unions
Verilog(2 using upcoming we ,
Flops introduced
Copy and intentioncompletion to Upskilling in
Clocking SV): Design, are
Events to engage our
Semaphores Arrays, and , Verilog pursue proposing in
Class Counters student your
years.
Enums
Months): Adders, of
Block to in
, Dynamic (1 bringing a
offew a thiscollege
Inheritance the VLSI
, Months): successful initiative. th e
Registers selected industry
Multiplexers course. Domain
following on
Arrays, clarity
VLSI
career Alongside
The and and and
on havingand
Associative qualified course
explore
industry also
in
the
plan
 Fundamentals of Universal Verification Methodology (1 Month):
- UVM Testbench Environment
- UVM Phases and Phasing Mechanism
- UVM Factory and Registration Method
- Configuration database and Resource Database
- UVM Handshaking and Arbitrations
- UVM Components - Driver , Sequencer, Monitor , Scoreboard
- UVM Objects - Sequence , Sequence item
- TLM Portsand Analysis Port
Tools and Infrastructure requirement:
Hardware and Connectivity: Windows computers with internet connectivity tobe
arranged by college/students.
Software/tools: Complete procurement and setup of EDA will be done from our
end.
Learning Management system: Video conferencing and digital student
management system will be provided from ourend.
Course plan:
Course Duration: Course will be Spread across w4 Months ( 2-2.5 hours Technical
Session per week and Lab Engagements (3-4 hours) where students will be
assigned Problems and Coding Challenges to Solve and will be supported Virtually
on Doubts/Mentorship,Classes will be conducted on Friday Evenings and/or any of
the days agreed upon)
Core commitment: Real-time progress trackers to identify talented students and
engage a few of them in real-time industrial projects in the future in the form of
Micro-Internships may be done post completion of the Course (yet to be finalised)
We are a MSME Registered Startup. We may soon start the Research Initiative in
Collaboration with University where Students will be working on Cutting - Edge
Technologies relevant to Industrial Standard. We would also be happy to get on a
call in-case you have any queries or need more clarity.
Future Plans :
Will also introduce Exciting programs Like Computer Architecture - CPU and
Memory SubsystemDesigns, High Speed Data Transfer Protocol, Scripting, Code
Coverage,GLS , STA, Formal Verification using Assertions, RAL, UVM TB using
AMBA Protocol and Industry relevant projects in coming months so that learning
and Development happens in next level.
Looking forward to a positive response and eager for a mutually exciting and
beneficial partnership.