Scribd
Upload
6 views7 pages

4.

The lab report details various tasks performed in the Digital VLSI Design course, including DC and transient analysis of resistor load transistor circuits and parametric sweep analysis of resistive load inverters. Key findings indicate that the DC analysis provides insights into operating points, while transient analysis assesses circuit responses, and higher load resistances improve noise margins but may decrease speed. The report is submitted by Aman Verma to Dr. Tanmay Dubey at the Indian Institute of Information Technology, Surat.

Uploaded by

aman verma
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
6 views7 pages

4.

The lab report details various tasks performed in the Digital VLSI Design course, including DC and transient analysis of resistor load transistor circuits and parametric sweep analysis of resistive load inverters. Key findings indicate that the DC analysis provides insights into operating points, while transient analysis assesses circuit responses, and higher load resistances improve noise margins but may decrease speed. The report is submitted by Aman Verma to Dr. Tanmay Dubey at the Indian Institute of Information Technology, Surat.

Uploaded by

aman verma
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 7

Digital VLSI Design

(EC602)
Lab Report Submitted to
Indian Institute of Information Technology Surat

Bachelor of Technology
In
Electronics and Communication Engineering
Submitted by
Aman Verma (UI22EC83)

Course Faculty
Dr. Tanmay Dubey

Indian Institute of Information Technology, Surat Kholvad


Campus Kamrej, Surat – 394190
Gujarat

1
No Task Details Page no. Date of Date of
Allotment Submission

1. To perform DC and transient analysis of 3-5 09/01/25 23/01/25


resistor load transistor circuit.

2. To perform the parametric sweep analysis on 6-7 16/01/25 23/01/25


resistive load inverter and to plot the VTC
curve for different values of the load
resistance & calculate the various critical
parameters of the VTC curve for each case.

3. To implement the CMOS invertor circuit and 8- 23/01/25


perform its DC sweep analysis and transient
analysis and compare the results with CMOS
invertor designed with 180 nm technology.

4. Design and implement C-MOS inverter


circuit and perform Transient Analysis
to measure its propagation delay and
also calculate average power dissipation.

2
Lab-1
Aim :- To perform DC and transient analysis of resistor load transistor circuit.

Circuit-Diagram:
S

DC Sweep :-

3
4
Conclusion :-
After this experiment it is concluded that the DC and transient analysis of the
resistor-loaded transistor circuit provides key insights into its performance. DC
analysis determines the operating point and biasing stability, while transient
analysis evaluates the circuit's response to time-varying signals, including
switching speed and delay.

5
Lab-2
Aim:- To perform the parametric sweep analysis on resistive load inverter and to
plot the VTC curve for different values of the load resistance & calculate the
various critical parameters of the VTC curve for each cases.

Circuit-Diagram:

Output :-
Transient Response: -

6
Conclusion :-.
A parametric sweep analysis of a resistive load inverter was performed to plot
VTC curves for different load resistances. Key parameters like switching
threshold (Vth), noise margins (NMH, NML), and voltage gain were calculated.
The results show that higher load resistances enhance noise margins but may
reduce speed.

You might also like