Scribd
Upload
123 views22 pages

Upsc Electrical Engineering Optional Paper 1 2025 - 250902 - 195756

Upsc mains electrical engineering optional paper 1 2025

Uploaded by

aamitkumarpal97
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
123 views22 pages

Upsc Electrical Engineering Optional Paper 1 2025 - 250902 - 195756

Upsc mains electrical engineering optional paper 1 2025

Uploaded by

aamitkumarpal97
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
You are on page 1/ 22
GSA SECTION A pecmeerere GAM Ferg B ae stecar gra FFA a@ * 3A A 49 é 10 | f SLPM-P-ETE 2 Ld ) AS Rumer aaa ATTA (St Hoe x(t) Bt TT ATE | 1Xe?)] er sin (Q) Determine the time domain signal x(t) corresponding to the DTFT given below : 56 Tx] sin (Q) =Bx -2n —3x —K EK oS 2 ’ On SLPM-P-ETE 3 cps FT foe Aa Ree e ser a Stee tree gy, OEE gr cea TANIA OG V8 iP H Oppel tage waveform of the circuit given below for 5 V, the output vo oe : na — snput, Forward voltage drop in diode Dy is 06 V. 10. (a) AD feet A ed B A aru ew x Fede Ter we TGR om safer faq mr tf fe x = 08 eterna emt ® Tae sex = 18, at ; aa 00% 10% 118 01, 7: 0 areata 8 rc & oe fe et TTT 8 | Design a sequential circuit with two D flip flops A and B and one input X. Let the state of the circuit remain the same for X = 0. However, when | X= 1, the circuit goes through the state transitions from 00 to 10 to 11 to 01, back to 00 and then repeats. 10 SLPM-P-ETE 2 ie) ‘fora aca Fame fe mre 3 fee rest eT AP -parameters for the #Wo-port network given in the circuit Calculate Z. diagram. 10 pi 2 a SLPM-P-ETE Qe. @) SLPM-P-ETE oat t eftia after 8, sree abofh 1x, etaforer & er enfea H aNg orraer et rt = 07H) SA ANT t = 10 avs K Goh K, at feifara ax Par sar @ afte t = 18-68 Fars Ye: Hate ae Par STAT BT wre & enter dfer & sere Ata atecar other Aire wer WAT 10 Bars, 1868 Bas she 28-68 Favs ye Fifa dteear ATA aT AAT | BY 95.0 5a In the circuit shown in the diagram, initially key K, is closed and capacitor has no charge (at time t = 0). it Now at time t = 10 seconds, key K, is opened and at t = 18-68 seconds i is again closed. F Plot output voltage across the capacitor with respect to time and fad cutput voltage values at time 10 seconds, 18-68 secon 20 28-68 seconds. soe SV = 5a in lc=01F OUTPUT K o1a A — (b) at face sierra sacs after fra fi, fred Se sree Z, Ae vc sis Gaetan teem = 7-4 Ve aerate saTTET = 0:6 V2 Gi) weer aa ateear an ara wei ae Ee, Finke steer aeoree a Tee fare cen fe ater argh A oT AC Gi, Ry a sage atthe sh satel Sitar 8 geet ec aha a al ae TH D= 0.25% fore ga wen earch shee ants Pia sah satan w | Ri Consider the circuit of an operational amplifier given here in which Zener diodes Z, and Zy are having reverse breakdown voltage = 7-4 V and forward voltage drop = 0:6 V. : (Draw the output voltage waveform showing voltage value with time and calculate frequency of output waveform. SLPM-P-ETE 7 Gi)’ Modify the circuit for duty cycle factor D = 0:25 by replacing Ry from combination of suitable resistances and diodes, so that output frequency is not changed. 20 ©) wi Ry We xin) a RUM X(z) AA Re Me Para A weft Baa afST ‘Bre RAGE Brak, a Ags ca x(n) are fees G = 3 aire In Beoer v2 OR (zeroes) os XH (poles) t t SLPM-P-ETE 8 Ree nn ocean naincia Determine the causal signal xln] if its z-transform X(z) is specified by @ Pole-zero pattern shown in the figure below. Take the constant G = Z - Q3. (a) SLPM-P-ETE apha tert F(A, B, C, D) =¥ m(1, 3, 4, 11, 12, 18, 14, 15) wftar Afse | yaar 4 81 ageas ca ae aurel Hlea a arataaa fae | Fae A we B aT wer afta 8 eatin fae | ae sitet ret H Fae, ae C ak D are 8 ee sede ant ufafeet AB = 00, 01, 10 wa 11a Fa Cait Deets aaa Saree UAT AT ATT B | Hera aT aera areT TET (Nt) ATH | Consider the Boolean function : F(A, B, C, D) =D m (1, 3, 4, 11, 12, 13, 14, 15) Implement it with a 4-to-1 multiplexer and external gates, Connect inputs A and B to the selection lines. Input to the four data lines is a funetion of the variables C and D which are obtained by expressing F as a function of C and D for each of the four cases when AB = 00, 01, 10 and 11. Functions are to be implemented with external gates. 9 10 20 ae ga Ree MTTs, TAT T, TaN T, 3 FAT Vpp, = 0-6 V site p = 499 F o gy SERA 20 He SN 2 kHz Tay HAT ac dieeer aifoe aafirg HHT | (i) FAT: GT, MAT, H Herat M de Stee aa AAT | In the circuit given below, transistors T, and Ty are having Vpp = 0'6 V and B= 499. (i) Calculate small signal ac voltage gain of the amplifier at 20 Hz and 2kHz. SLPM-P-ETE 10 R 20 T> respectively- Gi) Find de voltages on collectors of transistors T, and Ty reSP 0 Voc = 12 V R,=10K (©) HLT da A HAT SAHA h(n), HART Ny

You might also like