Modelsim
VHDL & Verilog Simulator.
1
Modelsim
Change the directory to where your files exist (All of
the files must be in a same folder). 2
Modelsim
Create a work library for your design which
contains design compile information. 3
Modelsim
Create the library through this dialog box.
4
Modelsim
You can see all information about your design by
selecting All item from View menu.
5
Modelsim
6
Modelsim
First, compile your source files.
7
Modelsim
Choose what file should be compiled.
8
Modelsim
After successful compilation, load your design.
9
Modelsim
Select the design’s top-level module (i.e. test
bench) to be loaded. 10
Modelsim
After successful loading…
11
Modelsim
Add signals in the module’s region to the waveform
analyzer. 12
Modelsim
Run the simulator to simulate the described
circuit. 13
Modelsim
See and verify your simulation results.
14
Modelsim
You can change the radix of the waveforms.
15
Modelsim
Also, You can change the color of waveforms.
16