ASIC Design Flow1
ASIC Design Flow1
Application Specific
Integrated Circuit
Build by connecting
existing circuit blocks in
new ways
High speed, Lesser area
& power consumption,
more time to market
ASIC DESIGN FLOW
SPECIFICATION
synthesized database
along with timing
information from the
synthesis process used
to perform a Static
Timing Analysis
Tweaking (making
small changes) has to
be done to correct any
timing issues
AUTOMATIC PLACE AND ROUTE
(APR)
Layout is produced
synthesized database together with timing
information from synthesis is used to place the logic
gates
Designs have timing critical path
BACK ANNOTATION
Verilog
Coding for Logic Synthesis, edited by
Weng Fook Lee, John Wiley and Sons, Inc.
CMOS Digital Integrated Circuits , Analysis
and Design by Sung-Mo Kang & Yusuf
Leblebici, TMH
ANY
QUESTIONS ????
THANK YOU !