2
Most read
3
Most read
5
Most read
BRAINWARE UNIVERSITY
• Name:-arendra singh
• Student code:-(BWU/BEC/19/027)
• Department:-b-tech(ECE)
• Semester:-5THh
• Subject:-PCC-EC(502) COMPUTER ARCHITECTURE
• JDK SIR
Topic:-cache Coherence
cache coherence?
In a single cpu system ,two copies of same data (one in cache
and other in main memory) may become inconsistent
Contents of cache and main memory can be altered by more
than one device
Techniques For Cache coherence (single CPU)
for avoiding Cache coherence
1) write through:- when you update cache you have to update in main
memory at same time(it takes lots of acces time due to overhead
2) Write Block:- block of data can updated at time including block of
main memory and cache memory
3) Instruction cache:- in this the property of cache changed means:-
till now data is store but we built in different way they can direcly
store instruction
Cache coherence (in multiprocessor environment)
for avoiding Cache coherence
1)Sharing of writeable data
2) Process migration
3)i/o activity
p1 p2
X
x
p1 p2 p1
x
x
X`
X`
x
x`
p2
x
1) Sharing of writeable data
Processors
cache
Shared memory
Before update Write through Write block
p1 p2
X
x
p1 p2 p1
x
x
X`
X`
x
x`
p2
x
2) Process migration
Processors
cache
Shared memory
Before update Write through Write block
p1 p2
x
p1 p2 p1
x
x
X`
X`
X`
x
p2
x
3) i/o activity
Processors
cache
Shared memory
Before update Write through Write block
x
x
x
i/o processor
Cache coherence ppt
Software solution
#𝑃𝑟𝑜𝑏𝑙𝑒𝑚 𝑖𝑠 𝑀𝑎𝑛𝑎𝑔𝑒𝑑 𝐶𝑜𝑚𝑝𝑙𝑒𝑡𝑒𝑙𝑦 𝑏𝑦 𝐶𝑜𝑚𝑝𝑖𝑙𝑒𝑟 𝑎𝑛𝑑 𝑜𝑠
#𝑁𝑜 𝑎𝑑𝑑𝑖𝑡𝑖𝑜𝑛𝑎𝑙 𝑐𝑖𝑟𝑐𝑢𝑖𝑡
# 𝑖𝑛 𝑇ℎ𝑖𝑠 𝐴𝑝𝑝𝑟𝑜𝑎𝑐ℎ 𝐶𝑜𝑚𝑝𝑖𝑙𝑒𝑟 𝑀𝑎𝑟𝑘 𝑡ℎ𝑒 𝑑𝑎𝑡𝑎 𝑤ℎ𝑖𝑐ℎ 𝑎𝑟𝑒
𝑙𝑖𝑘𝑒𝑙𝑦 𝑡𝑜 𝑏𝑒 𝑐ℎ𝑎𝑛𝑔𝑒𝑑 𝑎𝑛𝑑
os keeps away from cache
#𝑃𝑟𝑒𝑣𝑒𝑛𝑡 𝑐ℎ𝑎𝑛𝑒𝑎𝑏𝑙𝑒 𝐷𝑎𝑡𝑎 𝐹𝑟𝑜𝑚 𝑏𝑒𝑖𝑛𝑔 𝑐𝑎𝑐ℎ𝑒
1 Safe Period
2 Critical Period
Hardware solution
# 𝑅𝑒𝑓𝑒𝑟𝑟𝑒𝑑 𝑔𝑒𝑛𝑒𝑟𝑎𝑙𝑙𝑦 𝑎𝑠 𝑐𝑜ℎ𝑒𝑟𝑒𝑛𝑐𝑒 𝑝𝑟𝑜𝑡𝑜𝑐𝑜𝑙
#𝐷𝑦𝑛𝑎𝑚𝑖𝑐𝑎𝑙𝑙𝑦 ℎ𝑎𝑛𝑑𝑙𝑒𝑑 𝑜𝑛 𝑟𝑢𝑛𝑡𝑖𝑚𝑒
# 𝑀𝑜𝑟𝑒 𝑒𝑓𝑓𝑒𝑐𝑡𝑖𝑣𝑒 𝑈𝑡𝑖𝑙𝑖𝑧𝑎𝑡𝑖𝑜𝑛
1)Snoopy Protocols
2)Directory Protocols
Cache coherence ppt
Snoopy Protocols
# 𝑁𝑢𝑚𝑏𝑒𝑟 𝑜𝑓𝑝𝑟𝑜𝑐𝑠𝑠𝑜𝑟 𝑐𝑜𝑛𝑛𝑒𝑐𝑡𝑒𝑑 𝑡𝑜 𝑎 𝑐𝑜𝑚𝑚𝑜𝑛 𝑏𝑢𝑠 𝑎𝑛𝑑 𝑒𝑎𝑐ℎ ℎ𝑎𝑠
𝑜𝑤𝑛 𝑙𝑜𝑐𝑎𝑙 𝑐𝑎𝑐ℎ𝑒
#𝑃𝑜𝑙𝑖𝑐𝑖𝑒𝑠 𝑈𝑠𝑒𝑑
1 Write-invalidate
2 Write Update policy
Directory Protocols
# 𝑀𝑎𝑖𝑛𝑡𝑎𝑖𝑛𝑠 𝑖𝑛𝑓𝑜 𝑤ℎ𝑒𝑟𝑒 𝑐𝑜𝑝𝑖𝑒𝑠 𝑜𝑓 𝑏𝑙𝑜𝑐𝑘 𝑟𝑒𝑠𝑖𝑑𝑒
# 𝐶𝑎𝑛 𝑏𝑒 𝑐𝑒𝑡𝑟𝑎𝑙𝑖𝑧𝑒𝑑 𝑜𝑟 𝑑𝑖𝑠𝑡𝑟𝑖𝑏𝑢𝑡𝑒𝑑
# 𝑇ℎ𝑒𝑟𝑒 𝑖𝑠 𝑐𝑒𝑛𝑡𝑟𝑎𝑙𝑖𝑧𝑒𝑑 𝑐𝑜𝑛𝑡𝑟𝑜𝑙𝑙𝑒𝑟
# 𝐶𝑒𝑛𝑡𝑟𝑎𝑙 𝑏𝑜𝑡𝑡𝑒𝑙𝑛𝑒𝑐𝑘 𝑠𝑢𝑓𝑓𝑒𝑟𝑒𝑑
# 𝐴𝑑𝑑𝑖𝑡𝑖𝑜𝑛𝑎𝑙 𝑜𝑣𝑒𝑟ℎ𝑒𝑎𝑑 𝑑𝑢𝑒 𝑡𝑜 𝑐𝑜𝑚𝑚𝑢𝑛𝑖𝑐𝑎𝑡𝑖𝑜𝑛
# 𝐸𝑓𝑒𝑐𝑡𝑖𝑣𝑒 𝑖𝑛 𝑙𝑎𝑟𝑔𝑒 𝑠𝑐𝑎𝑙𝑒 𝑆𝑦𝑠𝑡𝑒𝑚
Cache coherence ppt

More Related Content

PPTX
Cache coherence
PPTX
Superscalar Processor
PPTX
Advanced computer architecture
PPTX
Lecture #3 Flag Register.pptx
PPT
Hardware multithreading
PDF
Monitors
PDF
parallel Questions & answers
PPTX
Lec 4 (program and network properties)
Cache coherence
Superscalar Processor
Advanced computer architecture
Lecture #3 Flag Register.pptx
Hardware multithreading
Monitors
parallel Questions & answers
Lec 4 (program and network properties)

What's hot (20)

PPTX
Multiprocessor architecture
PPT
Contiguous Memory Allocation.ppt
PPT
Memory management
PPTX
INTER PROCESS COMMUNICATION (IPC).pptx
PPT
Cache coherence
PPTX
Multiprocessor
PDF
Bus structure in Computer Organization.pdf
PPTX
Disk structure
PPTX
Inter Process Communication
PPTX
Page replacement algorithms
PDF
Agreement Protocols, distributed File Systems, Distributed Shared Memory
PPT
Interrupt
PPTX
Demand paging
PPTX
File allocation methods (1)
PDF
Computer organization memory
PPTX
Cache memory
PPTX
Instruction pipeline: Computer Architecture
PPTX
Overview of Concurrency Control & Recovery in Distributed Databases
PPTX
Fault tolerance in distributed systems
Multiprocessor architecture
Contiguous Memory Allocation.ppt
Memory management
INTER PROCESS COMMUNICATION (IPC).pptx
Cache coherence
Multiprocessor
Bus structure in Computer Organization.pdf
Disk structure
Inter Process Communication
Page replacement algorithms
Agreement Protocols, distributed File Systems, Distributed Shared Memory
Interrupt
Demand paging
File allocation methods (1)
Computer organization memory
Cache memory
Instruction pipeline: Computer Architecture
Overview of Concurrency Control & Recovery in Distributed Databases
Fault tolerance in distributed systems
Ad

Similar to Cache coherence ppt (20)

PPTX
Cache Coherence.pptx
PPTX
Unit 6 cache coherence
PPTX
Cache coherence problem and its solutions
PPTX
Lecture6
PPT
247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt
PPTX
2021Arch_14_Ch5_2_coherence.pptx Cache coherence
PPTX
Introduction to Thread Level Parallelism
PPTX
Lecture5
PDF
Coherence and consistency models in multiprocessor architecture
PPTX
Multiprocessors and Thread-Level Parallelism.pptx
PPT
module4.ppt
PDF
Week5
PDF
Cpu Cache and Memory Ordering——并发程序设计入门
PPT
Lec14 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech --- Coherence
PPTX
lecture21b.pptxdvvvffffffffffffffffffffffffffffffffffff
PPTX
ADVANCED COMPUTER ARCHITECTURE AND PARALLEL PROCESSING
DOCX
Cache memory
PPTX
Optimizing shared caches in chip multiprocessors
PPTX
Optimizing shared caches in chip multiprocessors
Cache Coherence.pptx
Unit 6 cache coherence
Cache coherence problem and its solutions
Lecture6
247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt
2021Arch_14_Ch5_2_coherence.pptx Cache coherence
Introduction to Thread Level Parallelism
Lecture5
Coherence and consistency models in multiprocessor architecture
Multiprocessors and Thread-Level Parallelism.pptx
module4.ppt
Week5
Cpu Cache and Memory Ordering——并发程序设计入门
Lec14 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech --- Coherence
lecture21b.pptxdvvvffffffffffffffffffffffffffffffffffff
ADVANCED COMPUTER ARCHITECTURE AND PARALLEL PROCESSING
Cache memory
Optimizing shared caches in chip multiprocessors
Optimizing shared caches in chip multiprocessors
Ad

Recently uploaded (20)

PPT
INTRODUCTION -Data Warehousing and Mining-M.Tech- VTU.ppt
PDF
ChapteR012372321DFGDSFGDFGDFSGDFGDFGDFGSDFGDFGFD
PDF
Visual Aids for Exploratory Data Analysis.pdf
PPTX
Fundamentals of Mechanical Engineering.pptx
PDF
EXPLORING LEARNING ENGAGEMENT FACTORS INFLUENCING BEHAVIORAL, COGNITIVE, AND ...
PPTX
Feature types and data preprocessing steps
PPTX
Amdahl’s law is explained in the above power point presentations
PDF
Accra-Kumasi Expressway - Prefeasibility Report Volume 1 of 7.11.2018.pdf
PDF
Abrasive, erosive and cavitation wear.pdf
PPTX
"Array and Linked List in Data Structures with Types, Operations, Implementat...
PPTX
Information Storage and Retrieval Techniques Unit III
PDF
BIO-INSPIRED ARCHITECTURE FOR PARSIMONIOUS CONVERSATIONAL INTELLIGENCE : THE ...
PDF
Artificial Superintelligence (ASI) Alliance Vision Paper.pdf
PPTX
CURRICULAM DESIGN engineering FOR CSE 2025.pptx
PPT
Total quality management ppt for engineering students
PDF
BIO-INSPIRED HORMONAL MODULATION AND ADAPTIVE ORCHESTRATION IN S-AI-GPT
PDF
III.4.1.2_The_Space_Environment.p pdffdf
PDF
SMART SIGNAL TIMING FOR URBAN INTERSECTIONS USING REAL-TIME VEHICLE DETECTI...
PDF
distributed database system" (DDBS) is often used to refer to both the distri...
PPTX
Fundamentals of safety and accident prevention -final (1).pptx
INTRODUCTION -Data Warehousing and Mining-M.Tech- VTU.ppt
ChapteR012372321DFGDSFGDFGDFSGDFGDFGDFGSDFGDFGFD
Visual Aids for Exploratory Data Analysis.pdf
Fundamentals of Mechanical Engineering.pptx
EXPLORING LEARNING ENGAGEMENT FACTORS INFLUENCING BEHAVIORAL, COGNITIVE, AND ...
Feature types and data preprocessing steps
Amdahl’s law is explained in the above power point presentations
Accra-Kumasi Expressway - Prefeasibility Report Volume 1 of 7.11.2018.pdf
Abrasive, erosive and cavitation wear.pdf
"Array and Linked List in Data Structures with Types, Operations, Implementat...
Information Storage and Retrieval Techniques Unit III
BIO-INSPIRED ARCHITECTURE FOR PARSIMONIOUS CONVERSATIONAL INTELLIGENCE : THE ...
Artificial Superintelligence (ASI) Alliance Vision Paper.pdf
CURRICULAM DESIGN engineering FOR CSE 2025.pptx
Total quality management ppt for engineering students
BIO-INSPIRED HORMONAL MODULATION AND ADAPTIVE ORCHESTRATION IN S-AI-GPT
III.4.1.2_The_Space_Environment.p pdffdf
SMART SIGNAL TIMING FOR URBAN INTERSECTIONS USING REAL-TIME VEHICLE DETECTI...
distributed database system" (DDBS) is often used to refer to both the distri...
Fundamentals of safety and accident prevention -final (1).pptx

Cache coherence ppt

  • 1. BRAINWARE UNIVERSITY • Name:-arendra singh • Student code:-(BWU/BEC/19/027) • Department:-b-tech(ECE) • Semester:-5THh • Subject:-PCC-EC(502) COMPUTER ARCHITECTURE • JDK SIR Topic:-cache Coherence
  • 2. cache coherence? In a single cpu system ,two copies of same data (one in cache and other in main memory) may become inconsistent Contents of cache and main memory can be altered by more than one device
  • 3. Techniques For Cache coherence (single CPU) for avoiding Cache coherence 1) write through:- when you update cache you have to update in main memory at same time(it takes lots of acces time due to overhead 2) Write Block:- block of data can updated at time including block of main memory and cache memory 3) Instruction cache:- in this the property of cache changed means:- till now data is store but we built in different way they can direcly store instruction
  • 4. Cache coherence (in multiprocessor environment) for avoiding Cache coherence 1)Sharing of writeable data 2) Process migration 3)i/o activity
  • 5. p1 p2 X x p1 p2 p1 x x X` X` x x` p2 x 1) Sharing of writeable data Processors cache Shared memory Before update Write through Write block
  • 6. p1 p2 X x p1 p2 p1 x x X` X` x x` p2 x 2) Process migration Processors cache Shared memory Before update Write through Write block
  • 7. p1 p2 x p1 p2 p1 x x X` X` X` x p2 x 3) i/o activity Processors cache Shared memory Before update Write through Write block x x x i/o processor
  • 9. Software solution #𝑃𝑟𝑜𝑏𝑙𝑒𝑚 𝑖𝑠 𝑀𝑎𝑛𝑎𝑔𝑒𝑑 𝐶𝑜𝑚𝑝𝑙𝑒𝑡𝑒𝑙𝑦 𝑏𝑦 𝐶𝑜𝑚𝑝𝑖𝑙𝑒𝑟 𝑎𝑛𝑑 𝑜𝑠 #𝑁𝑜 𝑎𝑑𝑑𝑖𝑡𝑖𝑜𝑛𝑎𝑙 𝑐𝑖𝑟𝑐𝑢𝑖𝑡 # 𝑖𝑛 𝑇ℎ𝑖𝑠 𝐴𝑝𝑝𝑟𝑜𝑎𝑐ℎ 𝐶𝑜𝑚𝑝𝑖𝑙𝑒𝑟 𝑀𝑎𝑟𝑘 𝑡ℎ𝑒 𝑑𝑎𝑡𝑎 𝑤ℎ𝑖𝑐ℎ 𝑎𝑟𝑒 𝑙𝑖𝑘𝑒𝑙𝑦 𝑡𝑜 𝑏𝑒 𝑐ℎ𝑎𝑛𝑔𝑒𝑑 𝑎𝑛𝑑 os keeps away from cache #𝑃𝑟𝑒𝑣𝑒𝑛𝑡 𝑐ℎ𝑎𝑛𝑒𝑎𝑏𝑙𝑒 𝐷𝑎𝑡𝑎 𝐹𝑟𝑜𝑚 𝑏𝑒𝑖𝑛𝑔 𝑐𝑎𝑐ℎ𝑒 1 Safe Period 2 Critical Period
  • 10. Hardware solution # 𝑅𝑒𝑓𝑒𝑟𝑟𝑒𝑑 𝑔𝑒𝑛𝑒𝑟𝑎𝑙𝑙𝑦 𝑎𝑠 𝑐𝑜ℎ𝑒𝑟𝑒𝑛𝑐𝑒 𝑝𝑟𝑜𝑡𝑜𝑐𝑜𝑙 #𝐷𝑦𝑛𝑎𝑚𝑖𝑐𝑎𝑙𝑙𝑦 ℎ𝑎𝑛𝑑𝑙𝑒𝑑 𝑜𝑛 𝑟𝑢𝑛𝑡𝑖𝑚𝑒 # 𝑀𝑜𝑟𝑒 𝑒𝑓𝑓𝑒𝑐𝑡𝑖𝑣𝑒 𝑈𝑡𝑖𝑙𝑖𝑧𝑎𝑡𝑖𝑜𝑛 1)Snoopy Protocols 2)Directory Protocols
  • 12. Snoopy Protocols # 𝑁𝑢𝑚𝑏𝑒𝑟 𝑜𝑓𝑝𝑟𝑜𝑐𝑠𝑠𝑜𝑟 𝑐𝑜𝑛𝑛𝑒𝑐𝑡𝑒𝑑 𝑡𝑜 𝑎 𝑐𝑜𝑚𝑚𝑜𝑛 𝑏𝑢𝑠 𝑎𝑛𝑑 𝑒𝑎𝑐ℎ ℎ𝑎𝑠 𝑜𝑤𝑛 𝑙𝑜𝑐𝑎𝑙 𝑐𝑎𝑐ℎ𝑒 #𝑃𝑜𝑙𝑖𝑐𝑖𝑒𝑠 𝑈𝑠𝑒𝑑 1 Write-invalidate 2 Write Update policy
  • 13. Directory Protocols # 𝑀𝑎𝑖𝑛𝑡𝑎𝑖𝑛𝑠 𝑖𝑛𝑓𝑜 𝑤ℎ𝑒𝑟𝑒 𝑐𝑜𝑝𝑖𝑒𝑠 𝑜𝑓 𝑏𝑙𝑜𝑐𝑘 𝑟𝑒𝑠𝑖𝑑𝑒 # 𝐶𝑎𝑛 𝑏𝑒 𝑐𝑒𝑡𝑟𝑎𝑙𝑖𝑧𝑒𝑑 𝑜𝑟 𝑑𝑖𝑠𝑡𝑟𝑖𝑏𝑢𝑡𝑒𝑑 # 𝑇ℎ𝑒𝑟𝑒 𝑖𝑠 𝑐𝑒𝑛𝑡𝑟𝑎𝑙𝑖𝑧𝑒𝑑 𝑐𝑜𝑛𝑡𝑟𝑜𝑙𝑙𝑒𝑟 # 𝐶𝑒𝑛𝑡𝑟𝑎𝑙 𝑏𝑜𝑡𝑡𝑒𝑙𝑛𝑒𝑐𝑘 𝑠𝑢𝑓𝑓𝑒𝑟𝑒𝑑 # 𝐴𝑑𝑑𝑖𝑡𝑖𝑜𝑛𝑎𝑙 𝑜𝑣𝑒𝑟ℎ𝑒𝑎𝑑 𝑑𝑢𝑒 𝑡𝑜 𝑐𝑜𝑚𝑚𝑢𝑛𝑖𝑐𝑎𝑡𝑖𝑜𝑛 # 𝐸𝑓𝑒𝑐𝑡𝑖𝑣𝑒 𝑖𝑛 𝑙𝑎𝑟𝑔𝑒 𝑠𝑐𝑎𝑙𝑒 𝑆𝑦𝑠𝑡𝑒𝑚