Chapter 4 flip flop for students

Chapter 4:

FLIP FLOPS
(Sequential Circuits)

By:

Siti Sabariah Hj. Salihin
ELECTRICAL ENGINEERING DEPARTMENT

EE 202 : DIGITAL ELECTRONICS

1

CHAPTER 4 : FLIP FLOPS

Programme Learning Outcomes, PLO
Upon completion of the programme, graduates should be able to:
PLO 1 : Apply knowledge of mathematics, scince and engineering
fundamentals to well defined electrical and electronic engineering
procedures and practices
Course Learning Outcomes, CLO
� CLO 2 : Simplify and design combinational and sequential logic
circuits by using the Boolean Algebra and the Karnaugh Maps.
� CLO 3 : Draw Logic Diagrams, truth tables and timing diagrams for
all common flip flops and use these to implement sequential logic
circuits correctly.
�


Learning outcomes For Chapter 4:
Flip Flops(Sequential Circuits)
Upon completion of this chapter, students
should be able to:
1. Understand Types of Flip-Flop, Truth Tables, Symbols,
Timing Diagram and its application in Logic Circuits.
2. Construct Types of Flip Flop using Types of Logic
Gates by Drawing Symbols and Truth Tables, and
Timing Diagram.


Chapter's Summary
Flip-Flops
- Types Of Flip Flops: SR Flip-Flop,
Clocked SR Flip-Flop, T Flip-Flop and JK
Flip-Flop.
- Symbols Truth Tables and Timing.
Symbols,
- T Flip-Flops and D Flip-Flops
built using JK Flip-Flops.
�


4.0 Introduction
Sequential Circuits
�

The output of circuit depends on the previous output and the
present inputs.

�

The inputs must follow a specific sequence to produce a required
output.

�

In order to follow a sequence of inputs the circuits must contain
some form of memory to retain knowledge of those inputs, which
have already occurred.

�

This memory are obtained by feedback connections, which are
made so that history of the previous inputs is maintained .

�

Most sequential systems are based on a small number of simple
sequential circuit elements known as Bistables or Flip Flops.


5

4.0 Flip Flop (Sequential Circuits)
What is Flip flop?
Answer:
� In digital circuits, the flip-flop is a kind
flip-flop,
of bistable multivibrator.
multivibrator.
� It is a Sequential Circuits / an
electronic circuit which has two stable
states and thereby is capable of
serving as one bit of memory , bit 1 or
bit 0.
�


6

4.0 Introduction – Flip Flop

Q

Q

They are 1 (HIGH) or 0
(LOW).
Whenever we refer to the
state of flip flop, we refer to
the state of its normal output
(Q).

�

Inputs

�

�

Figure 4.0.1 : General Flip flop
symbol

More complicated Flip flop
use a clock as the control
input. These clocked flip-flops
are used whenever the input
and output signals must
occur within a particular
sequence.

Normal output

Inverted Output

They have two stable conditions and
can be switched from one to the
other by appropriate inputs. These
stable conditions are usually called
the states of the circuit.


7

Introduction: Types Of Flip Flop
1.

SR Flip Flop
a. SR Flip Flop Active Low = NAND gates
b. SR Flip Flop Active High = NOR gates

2.
3.
4.
5.
6.

Clocked SR Flip Flop
JK Flip Flop
JK Flip Flop With Preset And Clear
T Flip Flop
D Flip Flop

The Used of Flip Flop
For Memory circuits
� For Logic Control Devices
� For Counter Devices
� For Register Devices
�

4.1 SR Flip Flop
�
�
�

�
�
�
�

The most basic Flip Flop is called SR Flip Flop.
The basic RS flip flop is an asynchronous device.
In asynchronous device, the outputs is immediately
changed anytime one or more of the inputs change
just as in combinational logic circuits.
It does not operate in step with a clock or timing.
These basic Flip Flop circuit can be constructed using
two NAND gates latch or two NOR gates latch.
SR Flip Flop Active Low = NAND gates
SR Flip Flop Active High = NOR gates


10

4.1 SR Flip Flop
�
�

Figure 4.1.1:
SR Flip Flop logic
Symbol

�

The SR Flip Flop has two
inputs, SET (S) and RESET
(R).

�

The SR Flip Flop has two
outputs, Q and ¯
Q

�

The Q output is considered
the normal output and is the
one most used.

�

The other output ¯ is simply
Q
the compliment of output Q.


11

4.1 SR Flip Flop - NAND GATE LATCH
�

Two outputs, Q as normal
output and Q as inverted output
¯
and feedback mechanism.

�

The feedback mechanism is
required to form a sequential
circuit by connecting the output
of NAND-1 to the input of
NAND-2 and vice versa.

�

NAND GATE LATCH

The NAND gate version has two
inputs, SET (S) and RESET (R).

�

�

The circuit outputs depends on
the inputs and also on the
outputs.

1

2

�

Figure 4.1.2: SR NAND (Active
LOW) Logic circuit.


12

�

Figure 4.1.3 Feedback Mechanism


13

4.1SR Flip Flop - NAND GATE LATCH
�
1

�
�

Normal Resting
State Figure 4.1.4.a
1

0

0
0

�

1

2

1

1
1

�

Input S=1 , R=1 ,
This is the normal
resting state of the
circuit and it has no
Q
effect of the output
states.
Output Q and ¯ will
remain in whatever state
they were in prior to the
occurrence of this input
condition.
It works in HOLD mode
of operation.


14

�

Figure 4.1.4.b

�
�

0

1

�
1

0

1

2

1

Input, S = 0, R = 1
This will set Q = 1.
It works in SET mode
operation.

0


15

�

Figure 4.1.4.c

�
�

1

0

�
1

1

2

0

0

Input S = 1, R = 0
This will reset Q = 0.
It works in RESET mode
operation.

1


16

�

0

0

This condition tries to set and
reset the NAND gate latch at the
same time.
� It produces Q = Q = 1
¯
� This is unexpected condition,
since the two outputs should be
inverses of each other.
� If the inputs are returned to 1
simultaneously, the output states
are unpredictable.
� This input condition should not
be used and when circuits are
constructed, the design should
make this condition
S = R = 0 never arises.
It is called INVALID/PROHIBITED
�

Figure 4.1.4.d
1

0

2

1

1

1


17

�

From the description of the NAND gate
latch operation, it shows that the SET and
RESET inputs are active LOW.

�

The SET input will set Q = 1 when SET is
0 (LOW).RESET input will reset Q = 0
when RESET is 0 (LOW)

�

In the prohibited/INVALID state both
outputs are 1. This condition is not used
on the RS flip-flop. The set condition
means setting the output Q to 1.

�

Likewise, the reset condition means
resetting (clearing) the output Q to 0. The
last row shows the disabled, or hold,
condition of the RS flip-flop. The outputs
remain as they were before the hold
condition existed. There is no change in
the outputs from the previous states.

�

Figure 4.1.5 : SR NAND gate
latch Truth Table

S R Q Q
¯

STATUS

0

0 1 1

INVALID

0

1 1 0

SET

1

0 0 1

RESET

1

1 Q Q
¯

HOLD
(NoChange)

The flip-flop memorizes the previous
condition.


18

4.1 SR NAND Flip Flop-Waveforms
Example 4.1.1: Determine the
output of NAND gate latch which Q
initialy 0 for the given input waveform.

S
R
Q

Exercise 4.1.1:
Determine the output of NAND
gate latch which Q initially 1 for
the given input waveforms.

S
R
Q

¯Q
Q
¯

19

4.1 SR Flip Flop - NOR GATE LATCH

�

�

NOR GATE LATCH

The latch circuit can also be
constructed using two NOR
gates latch.

�

�

The construction is similar to
the NAND latch except that
the normal output Q and
inverted output ¯ have
Q
reversed positions.

Figure 4.1.6: SR NOR
(Active HIGH) Logic circuit

20

SR FLIP FLOP NOR
(Active HIGH) Logic circuit

The analysis of a SR FLIP FLOP
NOR :
* S = 0, R = 0; This is the normal
resting state of the circuit and it
has no effect of the output states.
Q and Q will remain in whatever
¯
state they were in prior to the
occurrence of this input condition.
It works in HOLD (no change)
mode operation.
•

S = 0, R = 1; This will reset Q to
0, it works in RESET mode
operation.


21

S = 1, R = 0; This will set Q to 1, it works in SET mode operation.
� S = 1, R = 1; This condition tries to set and reset the NOR gate
latch at the same time, and it produces Q = Q = 0. This is an
¯
unexpected condition and are not used.
�

Since the two outputs should be inverse of each other. If the inputs
are returned to 1 simultaneously, the output states are unpredictable.
This input condition should not be used and when circuits are
constructed, the design should make this condition
SET=RESET = 1 never arises.


22

�

�

From the description of the
NOR gate latch operation, it
shows that the SET and
RESET inputs are Active
HIGH.
The SET input will set Q = 1
when SET is 1 (HIGH).
RESET input will reset Q
when RESET is 1 (HIGH).

�

Figure 4.1.7 : SR NOR gate latch
Truth Table

S R Q Q
¯
_
0 0 Q Q
0 1 0 1
1

0 1 0

1

1 0


0

STATUS
HOLD
(NoChange)

RESET
SET
INVALID

23

4.1 SR NOR Flip Flop -Waveforms
�

output of NOR gate latch which
Q initially 0 for the given input
waveforms.

Exercise 4.1.2 : Determine the
output of NOR gate latch which
Q initially 1 for the given input
waveforms.

�

S

S

R

R

Q

Q

¯
Q

¯
Q


24

4.2 The CLOCK
�

�

�

In synchronous device, the exact times at
which any output can change states are
controlled by a signal commonly called the
clock.
The clock signal is generally a rectangular
pulse train or a square wave as shown in
figure 4.9.
The clock is distributed to all parts of the
system, and most of the system outputs can
change state only when the clock makes a
transition.


25

4.2 The CLOCK
When the clock changes from a LOW state to a HIGH
state, this is called the positive-going transition (PGT)
or positive edge triggered.
� When the clock changes from a HIGH state to a LOW
state, it is called negative going transition (NGT) or
negative edge triggered.
Figure 4.2.1: Clock Pulse-Train
Enable
�

(a) Positive going transition

Disable

(b) Negative going transition

26

4.2 Clocked SR Flip Flop
Additional clock input is
added to change the SR flipflop from an element used in
asynchronous sequential
circuits to one, which can be
used in synchronous circuits.
� The clocked SR flip flop logic
symbol that is triggered by
the PGT is shown in Figure
4.2.2
� Its means that the flip flop
can change the output states
only when clock signal makes
a transition from LOW to
HIGH.
�

�

Figure 4.2.2 : PGT Clocked SR Flip
flop symbol


27

4.2 Clocked RS Flip Flop
Figure 4.2.3: Truth Table for
clocked SR Flip Flop
clock

S R Q Q
¯
_
0 0 Q Q

STATUS

0 1 0 1

RESET

1 0 1 0

SET

1 1 0 0

INVALID

HOLD
(NoChange)

•The Truth Table in figure
4.2.3 shows how the flip
flop output will respond to
the PGT at the clocked
input for the various
combinations of SR inputs
and output.
• The up arrow symbol
indicates PGT.


28

�

output of PGT clocked SR flip
flop which Q initially 0 for the
given input waveforms

�

Cp

Cp

S

S

R

R

Q

Q

¯
Q

Exercise 4.2.1: Determine the
output of PGT clocked SR flip
given input waveforms.

¯
Q


29

�

Figure 4.2.4 : NGT Clocked
SR Flip flop symbol

�

�

The clocked SR Flip
Flop logic symbol
that is triggered by
the NGT is shown in
Figure 4.2.4
It means that the Flip
flop can change the
output states only
when clocked signal
makes a transition
from HIGH to LOW.


30

�

Figure 4.2.5: CLOCKED SR
FLIP FLOP LOGIC CIRCUIT


31

�

Figure 4.2.6: CLOCKED SR
FLIP FLOP LOGIC CIRCUIT

�

If used NOR Gate, must used
AND Gate in front.


32


Cp

Exercise 4.2.2: Determine the
output of NGT clocked SR flip
given input waveforms.
Cp

S

S

R

R

Q

Q

¯
Q

¯
Q

�

output of NGT clocked SR flip
given input waveforms

�


33

4.3 JK Flip Flop - Symbol
�
�

�
�

�

Another types of Flip flop is JK
flip flop.
It differs from the RS flip flops
when J=K=1 condition is not
indeterminate but it is defined to
give a very useful changeover
(toggle) action.
Toggle means that Q and ¯ will
Q
switch to their opposite states.
The JK Flip flop has clock input
Cp and two control inputs J and
K.
Operation of Jk Flip Flop is
completely described by truth
table in Figure 4.3.3.

�

Figure 4.3.1 : PGT JK Flip
flop symbol

�

Figure 4.3.2 : NGT JK Flip
flop symbol


34

4.3 JK Flip Flop – Truth Table And Logic Circuit
Figure 4.3.3: Truth Table for JK
Flip Flop
clock

J K Q ¯
Q
0 0

_
Q Q

�

Figure 4.3.4: JK FLIP FLOP
LOGIC CIRCUIT

STATUS
HOLD
(No Change)

0 1 1 0

RESET

1 0 0 1

SET

1 1

_
Q Q

Toggle


35

4.3 JK Flip Flop - waveforms
Example 4.3.1 : Determine the output of PGT clocked JK flip flop for
the given input waveforms which the Q initially 0.

Clk
J
K
Q


36

4.3 JK Flip Flop - waveforms
Exercise 4.3.1
4.3.1:Determine the output
of NGT clocked JK flip flop for the
given input waveforms which the
Q initially 0.

Exercise 4.3.2
4.3.2:Determine the output
of PGT clocked JK flip flop for the
given input waveforms which the
Q initially 0.

Cp

Cp

J

J

K

K

Q

Q

¯
Q

¯
Q


37

4.4 JK Flip Flop with Asynchronous Input
�

The J and K inputs are called synchronous inputs
since they only influence the state of the flip flop when
the clocked pulse is present.

�

This flip flop can also have other inputs called Preset
(or SET) and clear that can be used for setting the flip
flop to 1 or resetting it to 0 by applying the appropriate
signal to the Preset and Clear inputs.

�

These inputs can change the state of the flip flop
regardless of synchronous inputs or the clock.

38

4.4 JK Flip Flop with Preset and Clear

Figure 4.4.1 : Symbol and Truth Table


39

�

Example 4.4.2 : The output of clocked JK flip flop which output initially 0
for the given input waveforms.

Cp
Preset
Clear
J
K
Q
Q


40

�

Exercise 4.4.3 : The output of clocked JK flip flop which output
initially 0 for the given input waveforms.
Cp
Preset
Clear
J
K
Q


41

4.5 T Flip Flop - Symbol
�

�

The T flip flop has only
the Toggle and Hold
Operation.
If Toggle mode
operation. The output
will toggle from 1 to 0 or
vice versa.

�

Figure 4.5.1: Symbol for T
Flip Flop
T
CP

Figure 4.5.2 :Truth Table for T Flip Flop

T

clock

Q Q

0

Q Q

1

Q Q


status

HOLD
TOGOL

42

4.5 T Flip Flop – Logic Circuit
Logic circuit T Flip flop
using NOR gate

Logic circuit T Flip flop
using NAND gate

T
T

Cp

�Figure

4.5.3: Logic circuit for T Flip Flop


43

4.5 T Flip Flop – Waveforms
Example 4.5.1 : Determine the output of PGT T flip flop for
the given input waveforms which the Q initially 0.

Clk
T
Q
Q


44

4.5 T Flip Flop – Wave forms
Exercise 4.5.1 : Determine the output of
PGT T flip flop for the given input
waveforms which the Q initially 0.

Exercise 4.5.2 : Determine the output of
NGT T flip flop for the given input

Cp

Cp

T

T

Q

Q

Q

Q


45

4.6 D Flip Flop
Also Known as Data Flip flop
� Can be constructed from RS
Flip Flop or JK Flip flop by
addition of an inverter.
� Inverter is connected so that
the R input is always the
inverse of S (or J input is
always complementary of K).
� The D flip flop will act as a
storage element for a single
binary digit (Bit).
�

�

Figure 4.6.1 :

� D Flip flop symbol


46

4.6 D Flip Flop - Symbol
�

PGT

�

NGT

Positive Edge
Q
D

Negative Edge
Q
D

D
Flip Flop

D
Flip Flop

Clk

Clk

Q

Q

Figure 4.6.2 : D Flip flop symbol using JK Flip Flop / SR Flip Flop


47

4.6 D Flip Flop- Logic circuit-Truth Table
�

Figure 4.6.3: Logic
circuit for D Flip Flop

�

Figure 4.6.4: Truth
Table for D Flip Flop
Q Q
¯

status

0

0

1

RESET

1

1

0

SET

D

clock

Cp


48

4.6 D Flip Flop – Waveforms
Example 4.6.1 : Determine the output of

�

PGT D flip flop for the given input

Exercise 4.6.1 Determine the output
of NGT D flip flop for the given input
waveforms, which output Q initially 0.

Cp
Cp
D
D

Q

Q

Q

Q


49

4.7 T Flip Flops and D Flip Flops can be
Built using JK Flip Flop
The JK flip flop is considered
as a universal flip flop.
� A combination of Jk flip flop
and an inverter can construct
a D Flip Flop as shown in
Figure 4.18
� It also can construct T Flip
Flop by combine both J and K
inputs with HIGH level input
as shown in Figure 4.19
�

�

Figure 4.7.1 : D Flip flop
symbol using JK Flip Flop / SR
Flip Flop

�

Figure 4.7.2 : T Flip flop
symbol using JK Flip Flop / SR
Flip Flop
T


50

References
1. "Digital Systems Principles And Application"
Sixth Editon, Ronald J. Tocci.
2. "Digital Systems Fundamentals"
P.W Chandana Prasad, Lau Siong Hoe,
Dr. Ashutosh Kumar Singh, Muhammad
Suryanata.
Download Tutorials EE202 @ CIDOS
http://www.cidos.edu.my

The END…….
Review Chapter Flip flop
by Lecturer


52

Chapter 4 flip flop for students

More Related Content

What's hot (20)

Similar to Chapter 4 flip flop for students (20)

More from CT Sabariah Salihin (7)

Recently uploaded (20)

Chapter 4 flip flop for students