SlideShare a Scribd company logo
FLOATING PINT UNIT (FPU)
Digital signal processing can be divided into two subcategories, fixed point and floating points.
These are the formats refer to store and manipulate numbers within the devices.
In computing, floating point is a method of representing an approximation of a real number in a
way that can support a trade-off between range and precision. A number that can be represented
exactly is of the following form:
There are three types of floating point numbers:-half precision, single precision and double
precision.
Half precision-Half precision floating point is a 16-bit binary floating-point interchange format.
From 16 bits, 15th bit is used for sign bit, 14th to 10th bit is used for exponent part and remaining
10 bits are used to represent significand bits.
Single precision- total 32 bits are used to represent single precision floating point number. 31st
bit is used for sign bit, 30th to 23rd bits are used for exponent part and remaining 23 bits are used
for significant part.
Double precision- total 64 bits are used to represent single precision floating point number. 63rd
bit is used for sign bit, 62th to 52th bits are used for exponent part and remaining bits are used
for significand part.
Floating point unit- floating point unit is an IC which is designed to manipulate all the
arithmetic operations based on floating point numbers or fractions. This unit is fully dedicated to
work only on floating point numbers and nothing else. The basic microprocessor is not capable
of manipulating floating number quickly so a separate specialized floating point unit is designed
as coprocessor. This unit is designed to perform basically five operations:-
1. Addition
2. Subtraction
3. Multiplication
4. Division
5. Square root
If we take an example of FPU application that is an image processing system which uses a lossy
biorthogonal 9/7 lifting DWT technique and this yields a problem of complex computations with
floating point numbers. Such a system requires an additional hardware to handle the floating
point computations. This leads to design of a separate floating point unit.
Example of floating point addition:-
Let’s we have two 5 digit binary numbers
24*1.1001
+ 22*1.0010
Step1- Find the difference between larger and smaller exponent.
El=24, Es =22, difference=4-2=2
Step 2- makes the exponent equal by shifting the fraction with the smaller exponent right by the
difference bits (2). And add both fractions
1.1001 000
+0.0100 100
1.1101 100
Step 3- round the result to nearest even
1.1110
Result= 24*1.1110
Similarly other operations can also be computed using FPU. There are operational switches on
the FPU, on the bases of input given to switch it decides which operation is going to be
performed. If adder operator is fed to the switch then addition operation will be take place. Same
procedure is followed for subtraction, multiplication, division and square root.
We can use this FPU in many VLSI applications such as power optimized image processing
system. To reduce the power consumption we use logarithmic based FPU instead of conventional
FPU. Today’s image acquiring tools are generally battery operated and hence optimization of
power is a major concern. Using LNS (logarithmic number system) in arithmetic unit results in
reduced power.
For More Any Query You Can Visit Us At:
http://www.siliconmentor.com/
Floating Point Unit (FPU)

More Related Content

PPT
thories of reading.ppt
JuLieAnnDeGuzmanGesl
 
PPTX
Mechanical Joints in LS-Dyna for Explicit Analysis
Akshay Mistri
 
PDF
magazine
santhosh s
 
PPT
syntaxical process
Tawarik
 
PPT
Transformational generative grammar
Baishakhi Amin
 
PPTX
Principles and Parameters in Syntax
Ousama Bziker
 
PPT
Aleksandar sahatchiev-2014.eng-1
Sim Aleksiev
 
PPT
Emilia arabadjieva-2015-1
Sim Aleksiev
 
thories of reading.ppt
JuLieAnnDeGuzmanGesl
 
Mechanical Joints in LS-Dyna for Explicit Analysis
Akshay Mistri
 
magazine
santhosh s
 
syntaxical process
Tawarik
 
Transformational generative grammar
Baishakhi Amin
 
Principles and Parameters in Syntax
Ousama Bziker
 
Aleksandar sahatchiev-2014.eng-1
Sim Aleksiev
 
Emilia arabadjieva-2015-1
Sim Aleksiev
 

Viewers also liked (20)

PPT
02. contxtual teaching ang learning
Nuril anwar
 
PDF
Dec 1500 2007
ingmanuel84
 
PPSX
Parent Consultant Special Education
Amy Dennis
 
PPT
The Crisis of Mediators? Science Communication in the Digital Age
Master in Comunicazione delle Scienze
 
PDF
Prototypes
codingirl
 
PPT
Presentation
A Anush Alvaro
 
PDF
What happened in the intertestamental period
periyar maniammai university
 
PPTX
Loser or winner
jaamahe
 
PDF
Sherriff oyster-industry-snap shot-1011-industry-edition
progressive01
 
PPT
Let's holly qur'an vinal fatihah
Nuril anwar
 
PPTX
Sales Tax Boot Camp for WooCommerce Sellers & Developers
TaxJar
 
PPTX
република македонија Iva
Suzana Mladenova
 
PDF
Sporting de braga & valencia cf aderllan santos
Do outro lado da barricada
 
PPTX
Hgp platform high flyers v4
spa718
 
DOCX
แนวข้อสอบภาษาต่างประเทศ นสต ม6
Marr Ps
 
PPTX
Espiritualidade integral2
Flavio Pereira
 
PDF
New CV Imran Qureshi
ali qureshi
 
PPT
Shalat itu tiang agama
Nuril anwar
 
PPT
When to stop TKI in Chronic Myelogenous Leukemia?
spa718
 
PDF
Udeeps online presentation 12 2016
Jean-Marc Galea
 
02. contxtual teaching ang learning
Nuril anwar
 
Dec 1500 2007
ingmanuel84
 
Parent Consultant Special Education
Amy Dennis
 
The Crisis of Mediators? Science Communication in the Digital Age
Master in Comunicazione delle Scienze
 
Prototypes
codingirl
 
Presentation
A Anush Alvaro
 
What happened in the intertestamental period
periyar maniammai university
 
Loser or winner
jaamahe
 
Sherriff oyster-industry-snap shot-1011-industry-edition
progressive01
 
Let's holly qur'an vinal fatihah
Nuril anwar
 
Sales Tax Boot Camp for WooCommerce Sellers & Developers
TaxJar
 
република македонија Iva
Suzana Mladenova
 
Sporting de braga & valencia cf aderllan santos
Do outro lado da barricada
 
Hgp platform high flyers v4
spa718
 
แนวข้อสอบภาษาต่างประเทศ นสต ม6
Marr Ps
 
Espiritualidade integral2
Flavio Pereira
 
New CV Imran Qureshi
ali qureshi
 
Shalat itu tiang agama
Nuril anwar
 
When to stop TKI in Chronic Myelogenous Leukemia?
spa718
 
Udeeps online presentation 12 2016
Jean-Marc Galea
 
Ad

Similar to Floating Point Unit (FPU) (20)

PDF
Design and Implementation of High Speed Area Efficient Double Precision Float...
IOSR Journals
 
PDF
H010114954
IOSR Journals
 
PPTX
Unit 2 Arithmetic
Balaji Vignesh
 
PPTX
Neumerical Methods.pptx
PayelDalal
 
PDF
Design of 32-bit Floating Point Unit for Advanced Processors
IJERA Editor
 
PPTX
Chapter 03 arithmetic for computers
Bảo Hoang
 
PPT
Arithmetic for Computers.ppt
JEEVANANTHAMG6
 
PDF
DSP Module -5 Multirate Signal Processing and its applications
Shiny Christobel
 
PPTX
Ch 2.pptx
berekethailu2
 
PDF
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
inventionjournals
 
PPTX
Computer Oraganizaation.pptx
bmangesh
 
DOCX
Manoch1raw 160512091436
marangburu42
 
PDF
An FPGA Based Floating Point Arithmetic Unit Using Verilog
IJMTST Journal
 
PPTX
A floating-point adder (IEEE 754 floating-point.pptx
NiveditaAcharyya2035
 
PDF
Unit ii ca--arithmetic
Praba haran
 
PPTX
Bitwise Operations in Programming
Svetlin Nakov
 
PDF
IRJET- Implementation of Floating Point FFT Processor with Single Precision f...
IRJET Journal
 
PDF
Number Systems Basic Concepts
Laguna State Polytechnic University
 
PPTX
Computer Architecture and Organization- arithmetic
C.Helen Sulochana
 
RTF
DCF QNA edited
Emmanuel Eniola Falade
 
Design and Implementation of High Speed Area Efficient Double Precision Float...
IOSR Journals
 
H010114954
IOSR Journals
 
Unit 2 Arithmetic
Balaji Vignesh
 
Neumerical Methods.pptx
PayelDalal
 
Design of 32-bit Floating Point Unit for Advanced Processors
IJERA Editor
 
Chapter 03 arithmetic for computers
Bảo Hoang
 
Arithmetic for Computers.ppt
JEEVANANTHAMG6
 
DSP Module -5 Multirate Signal Processing and its applications
Shiny Christobel
 
Ch 2.pptx
berekethailu2
 
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
inventionjournals
 
Computer Oraganizaation.pptx
bmangesh
 
Manoch1raw 160512091436
marangburu42
 
An FPGA Based Floating Point Arithmetic Unit Using Verilog
IJMTST Journal
 
A floating-point adder (IEEE 754 floating-point.pptx
NiveditaAcharyya2035
 
Unit ii ca--arithmetic
Praba haran
 
Bitwise Operations in Programming
Svetlin Nakov
 
IRJET- Implementation of Floating Point FFT Processor with Single Precision f...
IRJET Journal
 
Number Systems Basic Concepts
Laguna State Polytechnic University
 
Computer Architecture and Organization- arithmetic
C.Helen Sulochana
 
DCF QNA edited
Emmanuel Eniola Falade
 
Ad

More from Silicon Mentor (16)

PPTX
Image Processing and Computer Vision
Silicon Mentor
 
PDF
Encoding Schemes for Multipliers
Silicon Mentor
 
PPTX
Signal Filtering
Silicon Mentor
 
PPTX
Implementation of DSP Algorithms on FPGA
Silicon Mentor
 
PPTX
High Performance FPGA Based Decimal-to-Binary Conversion Schemes
Silicon Mentor
 
PPTX
Low Power Design Approach in VLSI
Silicon Mentor
 
DOC
Introduction to Support Vector Machines
Silicon Mentor
 
PDF
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Silicon Mentor
 
PPTX
Analog design
Silicon Mentor
 
PDF
Matlab worshop
Silicon Mentor
 
PDF
Low power vlsi design workshop 1
Silicon Mentor
 
PDF
Hspice proposal workshop
Silicon Mentor
 
PDF
HDL workshop
Silicon Mentor
 
PPTX
Vlsi ieee projects
Silicon Mentor
 
PPTX
Vlsi ieee projects
Silicon Mentor
 
DOCX
IEEE based Research projects List for M.tech/PhD students
Silicon Mentor
 
Image Processing and Computer Vision
Silicon Mentor
 
Encoding Schemes for Multipliers
Silicon Mentor
 
Signal Filtering
Silicon Mentor
 
Implementation of DSP Algorithms on FPGA
Silicon Mentor
 
High Performance FPGA Based Decimal-to-Binary Conversion Schemes
Silicon Mentor
 
Low Power Design Approach in VLSI
Silicon Mentor
 
Introduction to Support Vector Machines
Silicon Mentor
 
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Silicon Mentor
 
Analog design
Silicon Mentor
 
Matlab worshop
Silicon Mentor
 
Low power vlsi design workshop 1
Silicon Mentor
 
Hspice proposal workshop
Silicon Mentor
 
HDL workshop
Silicon Mentor
 
Vlsi ieee projects
Silicon Mentor
 
Vlsi ieee projects
Silicon Mentor
 
IEEE based Research projects List for M.tech/PhD students
Silicon Mentor
 

Recently uploaded (20)

PPTX
HEALTH CARE DELIVERY SYSTEM - UNIT 2 - GNM 3RD YEAR.pptx
Priyanshu Anand
 
PPTX
Virus sequence retrieval from NCBI database
yamunaK13
 
PPTX
Applications of matrices In Real Life_20250724_091307_0000.pptx
gehlotkrish03
 
PDF
Module 2: Public Health History [Tutorial Slides]
JonathanHallett4
 
DOCX
Unit 5: Speech-language and swallowing disorders
JELLA VISHNU DURGA PRASAD
 
PPTX
Command Palatte in Odoo 18.1 Spreadsheet - Odoo Slides
Celine George
 
PPTX
CARE OF UNCONSCIOUS PATIENTS .pptx
AneetaSharma15
 
PPTX
Cleaning Validation Ppt Pharmaceutical validation
Ms. Ashatai Patil
 
PPTX
INTESTINALPARASITES OR WORM INFESTATIONS.pptx
PRADEEP ABOTHU
 
PDF
What is CFA?? Complete Guide to the Chartered Financial Analyst Program
sp4989653
 
PDF
Review of Related Literature & Studies.pdf
Thelma Villaflores
 
PPTX
Gupta Art & Architecture Temple and Sculptures.pptx
Virag Sontakke
 
DOCX
Modul Ajar Deep Learning Bahasa Inggris Kelas 11 Terbaru 2025
wahyurestu63
 
PPTX
Care of patients with elImination deviation.pptx
AneetaSharma15
 
PPTX
CONCEPT OF CHILD CARE. pptx
AneetaSharma15
 
DOCX
pgdei-UNIT -V Neurological Disorders & developmental disabilities
JELLA VISHNU DURGA PRASAD
 
PDF
Virat Kohli- the Pride of Indian cricket
kushpar147
 
PPTX
Artificial Intelligence in Gastroentrology: Advancements and Future Presprec...
AyanHossain
 
PDF
Biological Classification Class 11th NCERT CBSE NEET.pdf
NehaRohtagi1
 
PPTX
Basics and rules of probability with real-life uses
ravatkaran694
 
HEALTH CARE DELIVERY SYSTEM - UNIT 2 - GNM 3RD YEAR.pptx
Priyanshu Anand
 
Virus sequence retrieval from NCBI database
yamunaK13
 
Applications of matrices In Real Life_20250724_091307_0000.pptx
gehlotkrish03
 
Module 2: Public Health History [Tutorial Slides]
JonathanHallett4
 
Unit 5: Speech-language and swallowing disorders
JELLA VISHNU DURGA PRASAD
 
Command Palatte in Odoo 18.1 Spreadsheet - Odoo Slides
Celine George
 
CARE OF UNCONSCIOUS PATIENTS .pptx
AneetaSharma15
 
Cleaning Validation Ppt Pharmaceutical validation
Ms. Ashatai Patil
 
INTESTINALPARASITES OR WORM INFESTATIONS.pptx
PRADEEP ABOTHU
 
What is CFA?? Complete Guide to the Chartered Financial Analyst Program
sp4989653
 
Review of Related Literature & Studies.pdf
Thelma Villaflores
 
Gupta Art & Architecture Temple and Sculptures.pptx
Virag Sontakke
 
Modul Ajar Deep Learning Bahasa Inggris Kelas 11 Terbaru 2025
wahyurestu63
 
Care of patients with elImination deviation.pptx
AneetaSharma15
 
CONCEPT OF CHILD CARE. pptx
AneetaSharma15
 
pgdei-UNIT -V Neurological Disorders & developmental disabilities
JELLA VISHNU DURGA PRASAD
 
Virat Kohli- the Pride of Indian cricket
kushpar147
 
Artificial Intelligence in Gastroentrology: Advancements and Future Presprec...
AyanHossain
 
Biological Classification Class 11th NCERT CBSE NEET.pdf
NehaRohtagi1
 
Basics and rules of probability with real-life uses
ravatkaran694
 

Floating Point Unit (FPU)

  • 1. FLOATING PINT UNIT (FPU) Digital signal processing can be divided into two subcategories, fixed point and floating points. These are the formats refer to store and manipulate numbers within the devices. In computing, floating point is a method of representing an approximation of a real number in a way that can support a trade-off between range and precision. A number that can be represented exactly is of the following form: There are three types of floating point numbers:-half precision, single precision and double precision. Half precision-Half precision floating point is a 16-bit binary floating-point interchange format. From 16 bits, 15th bit is used for sign bit, 14th to 10th bit is used for exponent part and remaining 10 bits are used to represent significand bits. Single precision- total 32 bits are used to represent single precision floating point number. 31st bit is used for sign bit, 30th to 23rd bits are used for exponent part and remaining 23 bits are used for significant part. Double precision- total 64 bits are used to represent single precision floating point number. 63rd bit is used for sign bit, 62th to 52th bits are used for exponent part and remaining bits are used for significand part.
  • 2. Floating point unit- floating point unit is an IC which is designed to manipulate all the arithmetic operations based on floating point numbers or fractions. This unit is fully dedicated to work only on floating point numbers and nothing else. The basic microprocessor is not capable of manipulating floating number quickly so a separate specialized floating point unit is designed as coprocessor. This unit is designed to perform basically five operations:- 1. Addition 2. Subtraction 3. Multiplication 4. Division 5. Square root If we take an example of FPU application that is an image processing system which uses a lossy biorthogonal 9/7 lifting DWT technique and this yields a problem of complex computations with floating point numbers. Such a system requires an additional hardware to handle the floating point computations. This leads to design of a separate floating point unit. Example of floating point addition:- Let’s we have two 5 digit binary numbers 24*1.1001 + 22*1.0010
  • 3. Step1- Find the difference between larger and smaller exponent. El=24, Es =22, difference=4-2=2 Step 2- makes the exponent equal by shifting the fraction with the smaller exponent right by the difference bits (2). And add both fractions 1.1001 000 +0.0100 100 1.1101 100 Step 3- round the result to nearest even 1.1110 Result= 24*1.1110 Similarly other operations can also be computed using FPU. There are operational switches on the FPU, on the bases of input given to switch it decides which operation is going to be performed. If adder operator is fed to the switch then addition operation will be take place. Same procedure is followed for subtraction, multiplication, division and square root. We can use this FPU in many VLSI applications such as power optimized image processing system. To reduce the power consumption we use logarithmic based FPU instead of conventional FPU. Today’s image acquiring tools are generally battery operated and hence optimization of power is a major concern. Using LNS (logarithmic number system) in arithmetic unit results in reduced power. For More Any Query You Can Visit Us At: http://www.siliconmentor.com/