Operational Amplifiers I

Operational Amplifiers I

• 1.
  1 C3.0 Operational AmplifiersI Jeng-Han Tsai Behzad Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, 1999. 2 Introduction • Operational amplifiers (op amps) are an integral part of many analog and mixed-signal systems. • Op amps are used to realize - dc bias generation - high-speed amplification - filtering. • Analysis and design of CMOS op amps. - telescopic configuration - folded cascode configuration - two-stage configuration - gain-boosting configuration - problem of common-mode feedback. - the concept of slew rate - analyze the effect of supply rejection - analyze the effect of noise in op amps
• 2.
  3 General Considerations • Gain •Small-signal bandwidth • Large-signal bandwidth • Output swing • Linearity • Noise and offset • Supply rejection 4 Gain • The open-loop gain of an op amp determines the precision of the feedback system employing the op amp.
• 3.
  5 Example 9.1 • Thecircuit is designed for a nominal of 10, i.e., 1+R1/R2=10. Determine the minimum value of A1 for a gain error of 1%. 6 Small-signal bandwidth • As the frequency of the frequency of operation increases, the open-loop gain begins to drop, creating larger errors in the feedback system. • fu : unity-gain • f3-dB : 3-dB frequency
• 4.
  7 Example 9.2 • Assumethe op amp is a single-pole voltage amplifier. If Vin is a small step, calculate the time required for the output voltage to reach within 1% of its final value. What unity-gain bandwidth must the op amp provide if 1+R1/R2 ≈10 and the settling time is to be less than 5ns. For simplicity, assume the low-frequency gain is much greater than unity. 8
• 5.
  9 10 One-Stage Op Amps
• 6.
  11 Example 9.3 • Calculatethe input common-mode voltage tange and the closed- loop output impedance of the unity-gain buffer. • Input common-mode voltage range - Vin,min=VCSS+VGS1 - Vin,max=VDD−|VGS3|+VTH1 • If each device has a threshold voltage of 0.7V and an overdrive of 0.3V for a 3-V supply - Vin,min=0.3+0.3+0.7=1.3 V - Vin,max=3-(0.3+0.7)+0.7=2.7 V • The input CM range equals 1.4 V • Output impedance 12 Telescope Cascode Op Amps • To achieve a high gain, the differential cascode topologies can be used. - Low-frequency gain |Av| = - but at the cost of output swing and adding poles. • (a) The circuit providing a single-ended output suffers from a mirror pole at node X, creating stability issues. • (b): the fully differential topology, the output swing is given by • Another drawback: The difficult in shorting their inputs and outputs (implement a unity-gain buffer)
• 7.
  13 Example 9.4 14 Example 9.5Design of Fully Differential Telescope Op Amp • Specification: VDD=3 V, differential output swing=3 V, power dissipation=10 mW, voltage gain=2000. Assume μnCox=60 μA/V2, μpCox=30 μA/V2, λn=0.1V−1, λp=0.2V−1 (for an effective channel length of 0.5 μm), γ=0, VTHN= |VTHP|=0.7 V • Power budget: IM9=3 mA, IMb1+IMb2=330 μA • Output swing: - Node X(Y) swing=1.5 V, M3-M6 in saturation - |VOD7|+|VOD5|+VOD3+VOD1+VOD9=1.5 V - Since M9 carrying largest current, VOD9≈0.5 V is chosen - Since M5-M8 suffer from low mobility |VOD5|=|VOD7|≈0.3 V, VOD1=VOD3≈0.2 V • W/L: By ID=(1/2)μCox(W/L)(VGS−VTH)2 (W/L)1−4=1250, (W/L)5−8=1111, (W/L)9=400 • Gain: Av ≈ gm1[(gm3ro3ro1)|| (gm5ro5ro7)] where λ∝1/L. We can therefore increase the width or length
• 8.
  15 Example 9.5 Designof Fully Differential Telescope Op Amp • Modulation: Since M1~M4 appear in signal path for keeping minimum capacitance, we double the width and length of M5~M8 to increase ro (gm remains constant). Choose (W/L)5−8=1111μm/1μm ⇒ Av ≈ 4000 • CM level: Minimum allowable input CM level=VGS1+VOD9 =1.4 V. • Bias: Vb1, min=VGS3+VOD1+VOD9=1.6V Vb2, max=VDD−(|VGS5|+|VOD7|)=1.7V 16 Folded cascode • In order to alleviate the drawbacks of telescopic cascode op amps. The primary advantage of the folded structure lies in the choice of the voltage levels because it does not stack the cascode transistor on the top of the input device.
• 9.
  17 Folded cascode opamps 18 Folded cascode op amp with cascode PMOS loads • Current implementation: The current sources of the original folded cascade op are replaced by M5~M10. • Maximum output swing: With proper choice of Vb1 and Vb2, The peak- peak swing on each side is • Improvement: The swing is larger than that of the telescopic cascode op inducing by the large overdrive voltage of the tail current source. • Note that M5 and M6 may require a high overdrive voltage if their capacitance contribution to nodes X and Y is to be minimized.
• 10.
  19 Folded cascode opamp with cascode PMOS loads • Small-signal voltage gain Halt-circuit Since (gm3+gmb3)−1||ro3 << ro1||ro5 Iout ≈ ID1 ⇒ Gm ≈ gm1 20 Folded cascode op amp with cascode PMOS loads • Effect of device capacitance on the nondominant pole in telescopic and folded cascode op amps
• 11.
  21 A high-gain foldedcascode op amp • Provides a higher gain because of the greater mobility of NMOS devices. • But at the cost of lowering the pole at the folding point - M5 contributes substantial capacitance because its wide device to carry the large drain current - M3 suffers from the low transconductance gm3, gmb3 • For comparable bias currents, M5-M6 in folded-cascode op with NMOS input pair may be several times wider than M5-M6 in folded-cascode op with PMOS input pair ωp,X≈( Ctot,X/(gm3 + gmb3))-1=(gm3+gmb3)/Ctot,X 22 Example 9.6: Design a folded-cascode op amp with an NMOS input pair • Specifications: VDD=3 V, differential output swing =3 V, power dissipation =10 mW, voltage gain=2000. Assume μnCox=60 μA/V2, μpCox=30 μA/V2, λn=0.1 V−1, λp=0.2V−1 (for an effective channel length of 0.5 μm), γ=0, VTHN=|VTHP|=0.7 V • Power budget: • Output swing: • W/L: • CM level:
• 12.
  23 Cascode op ampswith dingle-ended output • VX=VDD−|VGS5|−|VGS7|, limiting the maximum value of Vout to VDD−|VGS5|−|VGS7|+|VTH6| and wasting one PMOS threshold voltage in the swing • To solve above issue M7 and M8 are biased at the edge of the triode region • Disadvantages - it provides only half the output voltage swing - it contains a mirror pole at node X 24 Triple Cascode • Provides a gain on the order of (gmro)3/2 • But further limits the output swings • With six overdrive voltages subtracted from VDD in this circuit, it is difficult to operate the amplifier from a supply voltage or lower while obtaining reasonable output swings
• 13.
  25 Two-Stage Op Amps •The gain of one-stage topologies is limited to the input pair transconductance and the output impedance • Two-stage op amps consist of first stage providing a high gain and the second providing large swing • Can we cascade more than two stages to achieve a higher gain? 26 Simple Implementation of a Two-Stage Op Amp • Gain • Overall gain • Output swing
• 14.
  27 Two-Stage Op AmpEmploying Cascoding • To obtain a higher gain, the first stage incorporate cascode devices • The overall voltage gain is 28 Two-Stage Op Amp with Single-Ended Output • Note that if the gate of M1 is shorted to Vout to form a unity-gain buffer then the minimum allowable output level is equal to VGS1 + VISS, severely limit the output swing
• 15.
  29 Gain boosting • Increasingthe output impedance by feedback 30 Gain boosting in cascode stage (Regulated cascode)
• 16.
  31 Boosting Output Impedanceof a Differential Cascode Stage 32 Folded-Cascode Circuit Used as Auxiliary Amplifier
• 17.
  33 Gain Boosting Appliedto Both Signal Path and Load Devices 34 Comparison of performance of various op amp topologies