SlideShare a Scribd company logo
6
Most read
10
Most read
12
Most read
Advised by :
Engr. Md Asif Mahmood Chowdhury
Prepared by :
 Sayed Mohammad Jahed Hossain ET - 101003
 Ishtiaque Ahmed ET - 101014
 Md. Ashraf Uddin Chowdhury ET - 101015
 Mokammel Hossain ET - 101017
 Field Effect Transistor (FET)
 Junction Field Effect Transistor (JFET)
 Construction of JFET
 Theory of Operation
 I-V Characteristic Curve
 Pinch off Voltage (VP)
 Saturation Level
 Break Down Region
 Ohmic Region
 Cut off Voltage
 Advantages
 Disadvantages
 Application of JFET
OUTLINE
INTRODUCTION
The ordinary or bipolar transistor has two main disadvantage.
• It has a low input impedance
• It has considerable noise level
To overcome this problem Field effect transistor (FET) is introduced
because of its:
• High input impedance
• Low noise level than ordinary transistor
And Junction Field Effect Transistor (JFET) is a type of FET.
FET
 FET is a voltage controled device.
 It consists of three terminal .
• Gate
• Source
• Drain
 It is classified as four types.
JFET
MESFET MISFET
MOSFET
Field Effect Transistor (FET)
 Junction Field Effect Transistor is a three terminal semiconductor device in which
current conducted by one type of carrier i.e. by electron or hole.
Junction Field Effect Transistor (JFET)
 Source: The terminal through which the
majority carriers enter into the channel, is
called the source terminal S .
 Drain: The terminal, through which the
majority carriers leave from the channel, is
called the drain terminal D .
 Gate: There are two internally connected
heavily doped impurity regions to create two
P-N junctions. These impurity regions are
called the gate terminal G.
 Channel: The region between the source
and drain, sandwiched between the two gates
is called the channel .
Construction of JFET
 JFET has two types :
• n- Channel JFET
• p- Channel JFET
Types of JFET
Symbol of JFET
 JFET is a voltage controlled device i.e. input voltage (VGS) control the
output current (ID).
 In JFETs, the width of a junction is used to control the effective cross-
sectional area of the channel through which current conducts.
 It is always operated with Gate-Source p-n junction in reverse bias.
 Because of reverse bias it has high input impedance.
 In JFET the gate current is zero i.e. IG=0.
Features of JFET
(i) When gate-source voltage(VGS) is applied and drain-source voltage is zero i.e. VDS= 0V
 When VGS = 0v , two depletion layers & channel are formed normally.
 When VGS increase negatively i.e. 0V > VGS > VGS(off) , depletion layers are also increased and
channel will be decrease.
 When VGS=VGS(off), depletion layer will touch each other and channel will totally removed. So no
current can flow through the channel.
Theory of Operation
Depletion layer
(ii) When drain-source voltage (VDS) is applied at constant gate-source voltage (VGS) :
 Now reverse bias at the drain end is larger than
source end and so the depletion layer is wider at
the drain end than source end.
 When VDS increases i.e. 0v < VDS < VP , depletion layer at
drain end is gradually increased and drain current also
increased.
 When VDS = VP the channel is effectively closed at drain
end and it does not allow further increase of drain
current. So the drain current will become constant.
Theory of Operation
It is the curve between drain current (ID)and drain-source voltage (VDS)for different
gate-source voltage (VGS). It can be characterized as:
 For VGS=0v the drain current is maximum. It’s denoted as IDSS and called shorted
gate drain current.
 Then if VGS increases Drain current ID decreases (ID < IDSS) even though VDS is
increased.
 When VGS reaches a certain value, the drain current will be decreased to zero.
 For different VGS, the ID will become constant after pinch off voltage (VP) though
VDS is increased.
I-V Characteristic Curve
Fig: Transfer Characteristic Curve
Transfer Characteristic Curve
 This curve shows the value of ID for a given value of VGS .
 It is the minimum drain source voltage at which the drain current essentially
become constant.
Pinch off Voltage (VP)
Pinch off Voltage
 After pinch off voltage the drain current become constant, this constant level is
known as saturation level .
Saturation Level
Saturation Level
 The region behind the pinch off voltage where the drain current increase rapidly is
known as Ohmic Region.
Ohmic Region
Break Down Region
 It is the region, when the drain-source voltage (VDS) is high enough to cause the
JFET’s resistive channel to breakdown and pass uncontrolled maximum current .
 The gate-source voltage, when the drain current become zero is called cut-
off voltage. Which is usually denoted as VGS(off).
Cut off Voltage
Here ID become Zero
 It is simpler to fabricate, smaller in size.
 It has longer life and higher efficiency.
 It has high input impedance.
 It has negative temperature coefficient of resistance .
 It has high power gain.
Advantages
 Greater susceptibility to damage in its handling.
 JFET has low voltage gain.
Disadvantages
 Voltage controlled resistor
 Analog switch or gate
 Act as an amplifier
 Low-noise amplifier
 Constant current source
Application of JFET
END
THANKS EVERYBODY
Presentation on JFET

More Related Content

PPTX
Field Effect Transistor ppt
PPTX
Presentation on bipolar junction transistor
PPTX
Basics of MOSFET
PPTX
Cyber security
PDF
MOSFET....complete PPT
PPTX
Field Effect Transistor
PPTX
Presentation of transistor
PPT
Mosfet
Field Effect Transistor ppt
Presentation on bipolar junction transistor
Basics of MOSFET
Cyber security
MOSFET....complete PPT
Field Effect Transistor
Presentation of transistor
Mosfet

What's hot (20)

PPT
PPSX
PPTX
Transistor and it's working principle
PPTX
Basics of JFET
PPTX
Op amp(operational amplifier)
PPTX
Ic voltage regulators
PPT
Feedback amplifiers
PPT
3.bipolar junction transistor (bjt)
ODP
Clipper and clampers
PPTX
Phase Locked Loop (PLL)
PPTX
Feedback amplifiers
PPTX
BJT & ITS BIASING
PPT
TRANSISTORS
PPTX
Instrumentation amplifier
PPTX
Mosfet
PDF
Negative feedback Amplifiers
PPT
Operational amplifier
PPTX
OP AMP Applications
Transistor and it's working principle
Basics of JFET
Op amp(operational amplifier)
Ic voltage regulators
Feedback amplifiers
3.bipolar junction transistor (bjt)
Clipper and clampers
Phase Locked Loop (PLL)
Feedback amplifiers
BJT & ITS BIASING
TRANSISTORS
Instrumentation amplifier
Mosfet
Negative feedback Amplifiers
Operational amplifier
OP AMP Applications
Ad

Viewers also liked (20)

PDF
Continental Drift
PPTX
Tutorial 7 t2 final
PPTX
Actividad deportiva
PDF
Débuter avec scratch
PPT
Гопак
PPTX
Гелікоптер
PPTX
TechTalk: What's New with Perfecto?
PDF
Filosofia jurídica parte 2
PDF
95 excel tips_v3_2
PDF
Donovan Sheet Metal - Narrator script
PPTX
Survival of the sneakiest natural selection lesson
PPTX
2D and 3D Density Block Models Creation Based on Isostasy Usage
PDF
توكيد الذات
PPTX
Михайло Грушевський
PPTX
GMO argumentative essay - a letter
PDF
Historieta de la primera guerra mundia1
PPTX
OÖBV Eferding 2017 Bezirksjahreshauptversammlung
PPTX
El deporte
PPTX
Exposision copia
PPTX
in reference to STANDARDIZED TESTING and Alfie Kohn's book POSITIVE DISCIPLIN...
Continental Drift
Tutorial 7 t2 final
Actividad deportiva
Débuter avec scratch
Гопак
Гелікоптер
TechTalk: What's New with Perfecto?
Filosofia jurídica parte 2
95 excel tips_v3_2
Donovan Sheet Metal - Narrator script
Survival of the sneakiest natural selection lesson
2D and 3D Density Block Models Creation Based on Isostasy Usage
توكيد الذات
Михайло Грушевський
GMO argumentative essay - a letter
Historieta de la primera guerra mundia1
OÖBV Eferding 2017 Bezirksjahreshauptversammlung
El deporte
Exposision copia
in reference to STANDARDIZED TESTING and Alfie Kohn's book POSITIVE DISCIPLIN...
Ad

Similar to Presentation on JFET (20)

PPTX
Junction Field Effect Transistor JFET Presentation.pptx
PPTX
JUNCTION FIELD EFFECT TRANSISTOR, MOSFET, CMOS
PPTX
FET (Field Effect Transistors)
PPTX
module 2.pptx
PPTX
FIELD EFFECT TRANSISTERS (FET)
PPTX
Junction Field Effect Transistors (JFET)
DOCX
Lecture fet
PPTX
JUNCTION FIELD EFFECT TRANSISTOR CHARACTERISTICS
PPT
Junction Field Effect Transistor Basics for Electronics Engineering
PDF
UNIT-3-FIELD CONTROLLED DEVICES AND APPLICATIONS
PPT
(Latest) topic 5 field_effect_transistors
PDF
PPT ON FET OF BASIC ELECTRICAL ENGG. DIPLOMA
PDF
Lecture 3: Solid State Devices II.pdf
PPTX
PPTX
FET..pptx
PPTX
FET.pptx
PPTX
JFET and Design CS
PDF
Chapter 4 semiconductor devicee JFET.pdf
PPT
16148_jfet1.ppt
Junction Field Effect Transistor JFET Presentation.pptx
JUNCTION FIELD EFFECT TRANSISTOR, MOSFET, CMOS
FET (Field Effect Transistors)
module 2.pptx
FIELD EFFECT TRANSISTERS (FET)
Junction Field Effect Transistors (JFET)
Lecture fet
JUNCTION FIELD EFFECT TRANSISTOR CHARACTERISTICS
Junction Field Effect Transistor Basics for Electronics Engineering
UNIT-3-FIELD CONTROLLED DEVICES AND APPLICATIONS
(Latest) topic 5 field_effect_transistors
PPT ON FET OF BASIC ELECTRICAL ENGG. DIPLOMA
Lecture 3: Solid State Devices II.pdf
FET..pptx
FET.pptx
JFET and Design CS
Chapter 4 semiconductor devicee JFET.pdf
16148_jfet1.ppt

Recently uploaded (20)

PDF
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems
PPT
Mechanical Engineering MATERIALS Selection
PPTX
Geodesy 1.pptx...............................................
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
PDF
III.4.1.2_The_Space_Environment.p pdffdf
PPTX
Sustainable Sites - Green Building Construction
PPTX
UNIT 4 Total Quality Management .pptx
PDF
Embodied AI: Ushering in the Next Era of Intelligent Systems
PPTX
6ME3A-Unit-II-Sensors and Actuators_Handouts.pptx
PDF
A SYSTEMATIC REVIEW OF APPLICATIONS IN FRAUD DETECTION
PPTX
Fundamentals of safety and accident prevention -final (1).pptx
PPTX
Construction Project Organization Group 2.pptx
PDF
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
PDF
PPT on Performance Review to get promotions
PDF
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
PDF
Artificial Superintelligence (ASI) Alliance Vision Paper.pdf
PDF
R24 SURVEYING LAB MANUAL for civil enggi
DOCX
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PPTX
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems
Mechanical Engineering MATERIALS Selection
Geodesy 1.pptx...............................................
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
III.4.1.2_The_Space_Environment.p pdffdf
Sustainable Sites - Green Building Construction
UNIT 4 Total Quality Management .pptx
Embodied AI: Ushering in the Next Era of Intelligent Systems
6ME3A-Unit-II-Sensors and Actuators_Handouts.pptx
A SYSTEMATIC REVIEW OF APPLICATIONS IN FRAUD DETECTION
Fundamentals of safety and accident prevention -final (1).pptx
Construction Project Organization Group 2.pptx
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
PPT on Performance Review to get promotions
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
Artificial Superintelligence (ASI) Alliance Vision Paper.pdf
R24 SURVEYING LAB MANUAL for civil enggi
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx

Presentation on JFET

  • 1. Advised by : Engr. Md Asif Mahmood Chowdhury Prepared by :  Sayed Mohammad Jahed Hossain ET - 101003  Ishtiaque Ahmed ET - 101014  Md. Ashraf Uddin Chowdhury ET - 101015  Mokammel Hossain ET - 101017
  • 2.  Field Effect Transistor (FET)  Junction Field Effect Transistor (JFET)  Construction of JFET  Theory of Operation  I-V Characteristic Curve  Pinch off Voltage (VP)  Saturation Level  Break Down Region  Ohmic Region  Cut off Voltage  Advantages  Disadvantages  Application of JFET OUTLINE
  • 3. INTRODUCTION The ordinary or bipolar transistor has two main disadvantage. • It has a low input impedance • It has considerable noise level To overcome this problem Field effect transistor (FET) is introduced because of its: • High input impedance • Low noise level than ordinary transistor And Junction Field Effect Transistor (JFET) is a type of FET.
  • 4. FET  FET is a voltage controled device.  It consists of three terminal . • Gate • Source • Drain  It is classified as four types. JFET MESFET MISFET MOSFET Field Effect Transistor (FET)
  • 5.  Junction Field Effect Transistor is a three terminal semiconductor device in which current conducted by one type of carrier i.e. by electron or hole. Junction Field Effect Transistor (JFET)
  • 6.  Source: The terminal through which the majority carriers enter into the channel, is called the source terminal S .  Drain: The terminal, through which the majority carriers leave from the channel, is called the drain terminal D .  Gate: There are two internally connected heavily doped impurity regions to create two P-N junctions. These impurity regions are called the gate terminal G.  Channel: The region between the source and drain, sandwiched between the two gates is called the channel . Construction of JFET
  • 7.  JFET has two types : • n- Channel JFET • p- Channel JFET Types of JFET
  • 9.  JFET is a voltage controlled device i.e. input voltage (VGS) control the output current (ID).  In JFETs, the width of a junction is used to control the effective cross- sectional area of the channel through which current conducts.  It is always operated with Gate-Source p-n junction in reverse bias.  Because of reverse bias it has high input impedance.  In JFET the gate current is zero i.e. IG=0. Features of JFET
  • 10. (i) When gate-source voltage(VGS) is applied and drain-source voltage is zero i.e. VDS= 0V  When VGS = 0v , two depletion layers & channel are formed normally.  When VGS increase negatively i.e. 0V > VGS > VGS(off) , depletion layers are also increased and channel will be decrease.  When VGS=VGS(off), depletion layer will touch each other and channel will totally removed. So no current can flow through the channel. Theory of Operation Depletion layer
  • 11. (ii) When drain-source voltage (VDS) is applied at constant gate-source voltage (VGS) :  Now reverse bias at the drain end is larger than source end and so the depletion layer is wider at the drain end than source end.  When VDS increases i.e. 0v < VDS < VP , depletion layer at drain end is gradually increased and drain current also increased.  When VDS = VP the channel is effectively closed at drain end and it does not allow further increase of drain current. So the drain current will become constant. Theory of Operation
  • 12. It is the curve between drain current (ID)and drain-source voltage (VDS)for different gate-source voltage (VGS). It can be characterized as:  For VGS=0v the drain current is maximum. It’s denoted as IDSS and called shorted gate drain current.  Then if VGS increases Drain current ID decreases (ID < IDSS) even though VDS is increased.  When VGS reaches a certain value, the drain current will be decreased to zero.  For different VGS, the ID will become constant after pinch off voltage (VP) though VDS is increased. I-V Characteristic Curve
  • 13. Fig: Transfer Characteristic Curve Transfer Characteristic Curve  This curve shows the value of ID for a given value of VGS .
  • 14.  It is the minimum drain source voltage at which the drain current essentially become constant. Pinch off Voltage (VP) Pinch off Voltage
  • 15.  After pinch off voltage the drain current become constant, this constant level is known as saturation level . Saturation Level Saturation Level
  • 16.  The region behind the pinch off voltage where the drain current increase rapidly is known as Ohmic Region. Ohmic Region
  • 17. Break Down Region  It is the region, when the drain-source voltage (VDS) is high enough to cause the JFET’s resistive channel to breakdown and pass uncontrolled maximum current .
  • 18.  The gate-source voltage, when the drain current become zero is called cut- off voltage. Which is usually denoted as VGS(off). Cut off Voltage Here ID become Zero
  • 19.  It is simpler to fabricate, smaller in size.  It has longer life and higher efficiency.  It has high input impedance.  It has negative temperature coefficient of resistance .  It has high power gain. Advantages
  • 20.  Greater susceptibility to damage in its handling.  JFET has low voltage gain. Disadvantages
  • 21.  Voltage controlled resistor  Analog switch or gate  Act as an amplifier  Low-noise amplifier  Constant current source Application of JFET
  • 22. END