SlideShare a Scribd company logo
2
Most read
4
Most read
7
Most read
Presented by : Silicon Mentor
www.siliconmentor.com
Applications of Ultra Low
Power Technique On FULL
Adder
Outline
 INRODUCTION
 SOLUTIONS
 FULL ADDER
 USES OF FULL ADDER
 ULTRA LOW POWER DESIGN OF FULL ADDER
 DIAGRAM OF ULPFA
 ADVANTAGES
 8-BIT RIPPLE-CARRY ADDER
 CONCLUSION
INTRODUCTION
• Recently, building low-power VLSI systems has emerged
as highly in demand because of the fast growing
technologies in mobile communication and computation.
• The battery technology doesn’t advance at the same rate
as the microelectronics technology.
• There is a limited amount of power Available for the
mobile systems.
• We are faced with more constraints: high speed, high
throughput, small silicon area, and at the same time,
low-power consumption.
HOW WE CAN REDUCE THIS?
• Building low-power, high-performance adder cells is of great
interest.
• By suitable power management, particularly as systems spend
most of their time in standby mode.
• By design low-power (LP) circuits. This choice closely depends
on the design style used.
• Full adders have been investigated by the academic and
industrial research communities. The usual performance
evaluations are speed, power consumption, and area.
FULL ADDER
• A Full Adder is a combinational digital circuit that
performs basic addition of binary inputs;
• Full adder operation provides with Sum (S) and
Carry-over (Cout) output;
USES OF FULL ADDER
• Basic building block of on-chip libraries.
• Configured according to desired complexity of arithmetic
and numeric computations.
• In processors and other kinds of computing devices,
adders are used in the arithmetic logic unit.
• Adders also use in other parts of the processor, where
they are used to calculate addresses, table indices, and
similar operations.
ULTRA LOW POWER FULL ADDER
• The logic styles used to implement the hybrid adder:
 BBL-logic(Branch-Based logic):for carry block.
 PT-Logic(Pass Transistor): for sum block
• Implementation of sum block using BBL requires 24
transistors, which is not advantageous.So the sum block has
been implemented using pass transistor logic.
BLOCK DIAGRAM
 PASS TRANSISTOR :  BRANCH BASED LOGIC:
ADVANTAGES OF ULPFA
• implementation of the full-adder with the BBL-PT logic style
only 23 transistors are used.
• But in CMOS full adder 28-transistor and in CPL full adder 32-
transistor are used.
• So BBL-PT full adder is more advantageous.
Ripple Carry Adder(RCA) Using Full
Adder As Basic Cell
• A standard 8-bit Ripple-Carry Adder(RCA) built as a cascade
from eight 1-bit full-adders
Circuit Description
• Each full adder inputs a Cin, which is the Cout of the previous
adder. This kind of adder is a Ripple Carry Adder.
• Each carry bit "ripples" to the next full adder.
• Each stage of the adder has to wait until the previous stage
has calculated and propagates its carry output signal.
CONCLUSION
• The power consumption is decrease due to the reduction of
transistors.
• The total layout area also reduce.
• The packing density is increase because of the less number of
transistor.
• The speed and performance of the cell is also increase.
• The 8-bit RCA circuit based on the ULPFA achieves both total
and leakage power reductions of more than 50% compared to
the 8-bit RCA circuit implemented with a conventional static
CMOS full adder.
Contact Us for M.tech/PhD Research Project Guidance
Phone : 08130809758
Email: info@siliconmentor.com
THANK YOU

More Related Content

PPTX
Unit 4 _ ARM Processors .pptx
VijayKumar201823
 
PDF
4. single stage amplifier
ShahbazQamar2
 
PDF
SRAM Design
Bharat Biyani
 
PPTX
Layout & Stick Diagram Design Rules
varun kumar
 
PDF
Calibre
Jorge Soares
 
PPTX
Adder
anuppatel111
 
PPTX
Xilinx Cool Runner Architecture
dragonpradeep
 
PPTX
Xilinx 4000 series
dragonpradeep
 
Unit 4 _ ARM Processors .pptx
VijayKumar201823
 
4. single stage amplifier
ShahbazQamar2
 
SRAM Design
Bharat Biyani
 
Layout & Stick Diagram Design Rules
varun kumar
 
Calibre
Jorge Soares
 
Adder
anuppatel111
 
Xilinx Cool Runner Architecture
dragonpradeep
 
Xilinx 4000 series
dragonpradeep
 

What's hot (20)

DOC
PIC MICROCONTROLLERS -CLASS NOTES
Dr.YNM
 
PDF
Cpld fpga
anishgoel
 
PPTX
Power dissipation cmos
Rajesh Tiwary
 
PPTX
Study of vlsi design methodologies and limitations using cad tools for cmos t...
Lakshmi Narain College of Technology & Science Bhopal
 
PPTX
Regular buffer v/s Clock buffer
kunal ghosh (vlsisystemdesign.com)
 
PPTX
Design & implementation of high speed carry select adder
ssingh7603
 
PPTX
Phase Locked Loop (PLL)
Debayon Saha
 
PPTX
ASIC Design Flow | Physical Design | VLSI
Jayant Suthar
 
PPTX
Introduction to FinFET
ManishKenchi
 
PPTX
Interrupts in pic
v Kalairajan
 
PPT
Active Filter (Low Pass)
Saravanan Sukumaran
 
PPT
VLSI routing
Naveen Kumar
 
PPT
Multipliers in VLSI
Kiranmai Sony
 
DOCX
UNIT 1 MSP430.docx
Dharani Chinna
 
PPTX
Power amplifier
Green University of Bangladesh
 
PPTX
Multi mode multi corner (mmmc)
shaik sharief
 
PPTX
Interconnect timing model
Prachi Pandey
 
PDF
TTL(Transistor Transistor Logic)
Army Public School and College -Faisal
 
PPT
FPGA
Abhilash Nair
 
PIC MICROCONTROLLERS -CLASS NOTES
Dr.YNM
 
Cpld fpga
anishgoel
 
Power dissipation cmos
Rajesh Tiwary
 
Study of vlsi design methodologies and limitations using cad tools for cmos t...
Lakshmi Narain College of Technology & Science Bhopal
 
Regular buffer v/s Clock buffer
kunal ghosh (vlsisystemdesign.com)
 
Design & implementation of high speed carry select adder
ssingh7603
 
Phase Locked Loop (PLL)
Debayon Saha
 
ASIC Design Flow | Physical Design | VLSI
Jayant Suthar
 
Introduction to FinFET
ManishKenchi
 
Interrupts in pic
v Kalairajan
 
Active Filter (Low Pass)
Saravanan Sukumaran
 
VLSI routing
Naveen Kumar
 
Multipliers in VLSI
Kiranmai Sony
 
UNIT 1 MSP430.docx
Dharani Chinna
 
Multi mode multi corner (mmmc)
shaik sharief
 
Interconnect timing model
Prachi Pandey
 
TTL(Transistor Transistor Logic)
Army Public School and College -Faisal
 
Ad

Viewers also liked (8)

PPTX
Haptic Technology ppt
Arun Sivaraj
 
PPTX
Carry look ahead adder
dragonpradeep
 
PPTX
Adder Presentation
Peeyush Pashine
 
PPTX
Adder ppt
Avinash Jadhav
 
PPT
VLSI
So Ma
 
PPT
Introduction to VLSI
illpa
 
PPSX
VLSI Design Flow
Dr. A. B. Shinde
 
PPT
Basics Of VLSI
Avanish Agarwal
 
Haptic Technology ppt
Arun Sivaraj
 
Carry look ahead adder
dragonpradeep
 
Adder Presentation
Peeyush Pashine
 
Adder ppt
Avinash Jadhav
 
VLSI
So Ma
 
Introduction to VLSI
illpa
 
VLSI Design Flow
Dr. A. B. Shinde
 
Basics Of VLSI
Avanish Agarwal
 
Ad

Similar to Vlsi ieee projects (20)

PDF
ha_report modified
keerthi thallam
 
PDF
Design and Analysis of Low Power High Speed Hybrid logic 8-T Full Adder Circuit
Associate Professor in VSB Coimbatore
 
PDF
Ch33509513
IJERA Editor
 
PDF
Ch33509513
IJERA Editor
 
PDF
Delay Optimized Full Adder Design for High Speed VLSI Applications
IRJET Journal
 
PDF
Performance Analysis of a Low-Power High-Speed Hybrid 1-Bit Full Adder Circui...
IRJET Journal
 
PDF
P0450495100
IJERA Editor
 
PDF
LOGIC OPTIMIZATION USING TECHNOLOGY INDEPENDENT MUX BASED ADDERS IN FPGA
VLSICS Design
 
PDF
Efficient implementation of full adder for power analysis in cmos technology
IJARIIT
 
PDF
IRJET - Low Power Design for Fast Full Adder
IRJET Journal
 
PPTX
Batch32 seminar ppt.pptx
CHEJERLAOMPRAKASHRED
 
PDF
A comparative study of full adder using static cmos logic style
eSAT Publishing House
 
PDF
Design a Low Power High Speed Full Adder Using AVL Technique Based on CMOS Na...
IOSR Journals
 
PDF
DESIGN AND PERFORMANCE ANALYSIS OF HYBRID ADDERS FOR HIGH SPEED ARITHMETIC CI...
VLSICS Design
 
PDF
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
VLSICS Design
 
PDF
Review on optimized area,delay and power efficient carry select adder using n...
IRJET Journal
 
PDF
A REVIEW OF THE 0.09 µm STANDARD FULL ADDERS
VLSICS Design
 
PDF
Low power area gdi & ptl techniques based full adder designs
csandit
 
ha_report modified
keerthi thallam
 
Design and Analysis of Low Power High Speed Hybrid logic 8-T Full Adder Circuit
Associate Professor in VSB Coimbatore
 
Ch33509513
IJERA Editor
 
Ch33509513
IJERA Editor
 
Delay Optimized Full Adder Design for High Speed VLSI Applications
IRJET Journal
 
Performance Analysis of a Low-Power High-Speed Hybrid 1-Bit Full Adder Circui...
IRJET Journal
 
P0450495100
IJERA Editor
 
LOGIC OPTIMIZATION USING TECHNOLOGY INDEPENDENT MUX BASED ADDERS IN FPGA
VLSICS Design
 
Efficient implementation of full adder for power analysis in cmos technology
IJARIIT
 
IRJET - Low Power Design for Fast Full Adder
IRJET Journal
 
Batch32 seminar ppt.pptx
CHEJERLAOMPRAKASHRED
 
A comparative study of full adder using static cmos logic style
eSAT Publishing House
 
Design a Low Power High Speed Full Adder Using AVL Technique Based on CMOS Na...
IOSR Journals
 
DESIGN AND PERFORMANCE ANALYSIS OF HYBRID ADDERS FOR HIGH SPEED ARITHMETIC CI...
VLSICS Design
 
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
VLSICS Design
 
Review on optimized area,delay and power efficient carry select adder using n...
IRJET Journal
 
A REVIEW OF THE 0.09 µm STANDARD FULL ADDERS
VLSICS Design
 
Low power area gdi & ptl techniques based full adder designs
csandit
 

More from Silicon Mentor (16)

PPTX
Image Processing and Computer Vision
Silicon Mentor
 
PDF
Encoding Schemes for Multipliers
Silicon Mentor
 
PPTX
Signal Filtering
Silicon Mentor
 
PPTX
Implementation of DSP Algorithms on FPGA
Silicon Mentor
 
PPTX
High Performance FPGA Based Decimal-to-Binary Conversion Schemes
Silicon Mentor
 
PPTX
Low Power Design Approach in VLSI
Silicon Mentor
 
DOCX
Floating Point Unit (FPU)
Silicon Mentor
 
DOC
Introduction to Support Vector Machines
Silicon Mentor
 
PDF
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Silicon Mentor
 
PPTX
Analog design
Silicon Mentor
 
PDF
Matlab worshop
Silicon Mentor
 
PDF
Low power vlsi design workshop 1
Silicon Mentor
 
PDF
Hspice proposal workshop
Silicon Mentor
 
PDF
HDL workshop
Silicon Mentor
 
PPTX
Vlsi ieee projects
Silicon Mentor
 
DOCX
IEEE based Research projects List for M.tech/PhD students
Silicon Mentor
 
Image Processing and Computer Vision
Silicon Mentor
 
Encoding Schemes for Multipliers
Silicon Mentor
 
Signal Filtering
Silicon Mentor
 
Implementation of DSP Algorithms on FPGA
Silicon Mentor
 
High Performance FPGA Based Decimal-to-Binary Conversion Schemes
Silicon Mentor
 
Low Power Design Approach in VLSI
Silicon Mentor
 
Floating Point Unit (FPU)
Silicon Mentor
 
Introduction to Support Vector Machines
Silicon Mentor
 
Design and Implementation of Single Precision Pipelined Floating Point Co-Pro...
Silicon Mentor
 
Analog design
Silicon Mentor
 
Matlab worshop
Silicon Mentor
 
Low power vlsi design workshop 1
Silicon Mentor
 
Hspice proposal workshop
Silicon Mentor
 
HDL workshop
Silicon Mentor
 
Vlsi ieee projects
Silicon Mentor
 
IEEE based Research projects List for M.tech/PhD students
Silicon Mentor
 

Recently uploaded (20)

PDF
Cloud-Migration-Best-Practices-A-Practical-Guide-to-AWS-Azure-and-Google-Clou...
Artjoker Software Development Company
 
PDF
Google I/O Extended 2025 Baku - all ppts
HusseinMalikMammadli
 
PDF
CIFDAQ's Market Wrap : Bears Back in Control?
CIFDAQ
 
PDF
Structs to JSON: How Go Powers REST APIs
Emily Achieng
 
PPTX
AI and Robotics for Human Well-being.pptx
JAYMIN SUTHAR
 
PDF
Using Anchore and DefectDojo to Stand Up Your DevSecOps Function
Anchore
 
PDF
Tea4chat - another LLM Project by Kerem Atam
a0m0rajab1
 
PDF
This slide provides an overview Technology
mineshkharadi333
 
PDF
Oracle AI Vector Search- Getting Started and what's new in 2025- AIOUG Yatra ...
Sandesh Rao
 
PPTX
What-is-the-World-Wide-Web -- Introduction
tonifi9488
 
PPTX
IoT Sensor Integration 2025 Powering Smart Tech and Industrial Automation.pptx
Rejig Digital
 
PDF
REPORT: Heating appliances market in Poland 2024
SPIUG
 
PPTX
New ThousandEyes Product Innovations: Cisco Live June 2025
ThousandEyes
 
PDF
Automating ArcGIS Content Discovery with FME: A Real World Use Case
Safe Software
 
PDF
A Day in the Life of Location Data - Turning Where into How.pdf
Precisely
 
PDF
How-Cloud-Computing-Impacts-Businesses-in-2025-and-Beyond.pdf
Artjoker Software Development Company
 
PDF
Architecture of the Future (09152021)
EdwardMeyman
 
PPTX
Coupa-Overview _Assumptions presentation
annapureddyn
 
PDF
The Evolution of KM Roles (Presented at Knowledge Summit Dublin 2025)
Enterprise Knowledge
 
PDF
MASTERDECK GRAPHSUMMIT SYDNEY (Public).pdf
Neo4j
 
Cloud-Migration-Best-Practices-A-Practical-Guide-to-AWS-Azure-and-Google-Clou...
Artjoker Software Development Company
 
Google I/O Extended 2025 Baku - all ppts
HusseinMalikMammadli
 
CIFDAQ's Market Wrap : Bears Back in Control?
CIFDAQ
 
Structs to JSON: How Go Powers REST APIs
Emily Achieng
 
AI and Robotics for Human Well-being.pptx
JAYMIN SUTHAR
 
Using Anchore and DefectDojo to Stand Up Your DevSecOps Function
Anchore
 
Tea4chat - another LLM Project by Kerem Atam
a0m0rajab1
 
This slide provides an overview Technology
mineshkharadi333
 
Oracle AI Vector Search- Getting Started and what's new in 2025- AIOUG Yatra ...
Sandesh Rao
 
What-is-the-World-Wide-Web -- Introduction
tonifi9488
 
IoT Sensor Integration 2025 Powering Smart Tech and Industrial Automation.pptx
Rejig Digital
 
REPORT: Heating appliances market in Poland 2024
SPIUG
 
New ThousandEyes Product Innovations: Cisco Live June 2025
ThousandEyes
 
Automating ArcGIS Content Discovery with FME: A Real World Use Case
Safe Software
 
A Day in the Life of Location Data - Turning Where into How.pdf
Precisely
 
How-Cloud-Computing-Impacts-Businesses-in-2025-and-Beyond.pdf
Artjoker Software Development Company
 
Architecture of the Future (09152021)
EdwardMeyman
 
Coupa-Overview _Assumptions presentation
annapureddyn
 
The Evolution of KM Roles (Presented at Knowledge Summit Dublin 2025)
Enterprise Knowledge
 
MASTERDECK GRAPHSUMMIT SYDNEY (Public).pdf
Neo4j
 

Vlsi ieee projects

  • 1. Presented by : Silicon Mentor www.siliconmentor.com Applications of Ultra Low Power Technique On FULL Adder
  • 2. Outline  INRODUCTION  SOLUTIONS  FULL ADDER  USES OF FULL ADDER  ULTRA LOW POWER DESIGN OF FULL ADDER  DIAGRAM OF ULPFA  ADVANTAGES  8-BIT RIPPLE-CARRY ADDER  CONCLUSION
  • 3. INTRODUCTION • Recently, building low-power VLSI systems has emerged as highly in demand because of the fast growing technologies in mobile communication and computation. • The battery technology doesn’t advance at the same rate as the microelectronics technology. • There is a limited amount of power Available for the mobile systems. • We are faced with more constraints: high speed, high throughput, small silicon area, and at the same time, low-power consumption.
  • 4. HOW WE CAN REDUCE THIS? • Building low-power, high-performance adder cells is of great interest. • By suitable power management, particularly as systems spend most of their time in standby mode. • By design low-power (LP) circuits. This choice closely depends on the design style used. • Full adders have been investigated by the academic and industrial research communities. The usual performance evaluations are speed, power consumption, and area.
  • 5. FULL ADDER • A Full Adder is a combinational digital circuit that performs basic addition of binary inputs; • Full adder operation provides with Sum (S) and Carry-over (Cout) output;
  • 6. USES OF FULL ADDER • Basic building block of on-chip libraries. • Configured according to desired complexity of arithmetic and numeric computations. • In processors and other kinds of computing devices, adders are used in the arithmetic logic unit. • Adders also use in other parts of the processor, where they are used to calculate addresses, table indices, and similar operations.
  • 7. ULTRA LOW POWER FULL ADDER • The logic styles used to implement the hybrid adder:  BBL-logic(Branch-Based logic):for carry block.  PT-Logic(Pass Transistor): for sum block • Implementation of sum block using BBL requires 24 transistors, which is not advantageous.So the sum block has been implemented using pass transistor logic.
  • 8. BLOCK DIAGRAM  PASS TRANSISTOR :  BRANCH BASED LOGIC:
  • 9. ADVANTAGES OF ULPFA • implementation of the full-adder with the BBL-PT logic style only 23 transistors are used. • But in CMOS full adder 28-transistor and in CPL full adder 32- transistor are used. • So BBL-PT full adder is more advantageous.
  • 10. Ripple Carry Adder(RCA) Using Full Adder As Basic Cell • A standard 8-bit Ripple-Carry Adder(RCA) built as a cascade from eight 1-bit full-adders
  • 11. Circuit Description • Each full adder inputs a Cin, which is the Cout of the previous adder. This kind of adder is a Ripple Carry Adder. • Each carry bit "ripples" to the next full adder. • Each stage of the adder has to wait until the previous stage has calculated and propagates its carry output signal.
  • 12. CONCLUSION • The power consumption is decrease due to the reduction of transistors. • The total layout area also reduce. • The packing density is increase because of the less number of transistor. • The speed and performance of the cell is also increase. • The 8-bit RCA circuit based on the ULPFA achieves both total and leakage power reductions of more than 50% compared to the 8-bit RCA circuit implemented with a conventional static CMOS full adder.
  • 13. Contact Us for M.tech/PhD Research Project Guidance Phone : 08130809758 Email: [email protected] THANK YOU