Skip to content
View doctormin's full-sized avatar
🎯
Focusing
🎯
Focusing

Highlights

  • Pro

Block or report doctormin

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
doctormin/README.md

Code Time

Profile Views

📊 This Week I Spent My Time On

🕑︎ Time Zone: Asia/Shanghai

💬 Programming Languages: 
Python                   1 hr 51 mins        ███████████████████░░░░░░   77.22 % 
Markdown                 25 mins             ████░░░░░░░░░░░░░░░░░░░░░   17.66 % 
MATLAB                   6 mins              █░░░░░░░░░░░░░░░░░░░░░░░░   04.22 % 
Text                     1 min               ░░░░░░░░░░░░░░░░░░░░░░░░░   00.90 % 

🔥 Editors: 
VS Code                  1 hr 59 mins        █████████████████████░░░░   82.34 % 
Obsidian                 25 mins             ████░░░░░░░░░░░░░░░░░░░░░   17.66 % 

💻 Operating System: 
Mac                      2 hrs 24 mins       █████████████████████████   100.00 % 

Last Updated on 29/12/2025 18:53:07 UTC

Pinned Loading

  1. 777arc/PySDR 777arc/PySDR Public

    PySDR.org textbook source material, feel free to post issues/PRs

    Python 426 92

  2. untitled-group/kanbasu untitled-group/kanbasu Public

    📚 A third-party mobile App for Canvas LMS tailored for SJTU open Canvas system.

    Dart 18

  3. sjtug/mirror-docker-unified sjtug/mirror-docker-unified Public

    Infrastructure of SJTUG mirrors

    Python 55 16

  4. SJTU-CSE/awesome-cs SJTU-CSE/awesome-cs Public

    👨‍💻 ❤️ 💻 上海交通大学计算机系本科作业参考

    Python 783 105

  5. Android-Kernel-Hacking Android-Kernel-Hacking Public

    A safer OOM-killer for Android kernel with very low overhead

    C 3

  6. MIPS-simulator MIPS-simulator Public

    Single Cycle & 5-stage Pipelined MIPS Simulator in Verilog

    Verilog 3