Scribd
Upload
91 views21 pages

Decoders and Encoders Overview

The document discusses decoders and encoders. It describes the general structure of decoders as having n inputs and 2n outputs. Common decoders include 2-to-4, 3-to-8, and 4-to-16. Decoders are used in applications like memory systems, I/O systems, and instruction decoding. Encoders operate in the opposite direction of decoders. Priority encoders are also discussed, which have an additional priority input to determine the active output. Cascading multiple encoders allows handling more inputs. Common integrated circuits for decoders and encoders are also presented.

Uploaded by

Jyotirmoy Banerjee
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
91 views21 pages

Decoders and Encoders Overview

The document discusses decoders and encoders. It describes the general structure of decoders as having n inputs and 2n outputs. Common decoders include 2-to-4, 3-to-8, and 4-to-16. Decoders are used in applications like memory systems, I/O systems, and instruction decoding. Encoders operate in the opposite direction of decoders. Priority encoders are also discussed, which have an additional priority input to determine the active output. Cascading multiple encoders allows handling more inputs. Common integrated circuits for decoders and encoders are also presented.

Uploaded by

Jyotirmoy Banerjee
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

Decoders and

Encoders

ECGR2181

Logic System Design I 7-1


Decoders
General decoder structure

Typically n inputs, 2n outputs


– 2-to-4, 3-to-8, 4-to-16, etc.
Logic System Design I 7-2
Binary 2-to-4 decoder

Note “x” (don’t care) notation.

Logic System Design I 7-3


2-to-4-decoder logic diagram

Logic System Design I 7-4


Decoder Symbol

Logic System Design I 7-5


MSI 2-to-4 decoder

Input buffering (less load)


NAND gates (faster)

Logic System Design I 7-6


Complete 74x139 Decoder

Logic System Design I 7-7


3-to-8 decoder

Logic System Design I 7-8


74x138 3-to-8-decoder symbol

Logic System Design I 7-9


Decoder cascading

4-to-16 decoder

Logic System Design I 7-10


More cascading

5-to-32 decoder

Logic System Design I 7-11


Decoder applications
Microprocessor memory systems
– selecting different banks of memory
Microprocessor input/output systems
– selecting different devices
Microprocessor instruction decoding
– enabling different functional units
Memory chips
– enabling different rows of memory depending on address

Logic System Design I 7-12


Encoders vs. Decoders

Decoder Encoder

Logic System Design I 7-13


Binary encoders

Logic System Design I 7-14


Need priority in most applications

Logic System Design I 7-15


8-input priority encoder

Logic System Design I 7-16


Priority-encoder logic equations

Logic System Design I 7-17


74x148 8-input priority encoder

– Active-low I/O
– Enable Input
– “Got Something”
– Enable Output
Logic System Design I 7-18
74x148 circuit

Logic System Design I 7-19


74x148 Truth Table

Logic System Design I 7-20


Cascading priority
encoders

32-input
priority encoder

Logic System Design I 7-21

You might also like