0% found this document useful (0 votes)
51 views55 pages

Vlsi Introduction and Mos Inverters

Uploaded by

Balmukund Mishra
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
51 views55 pages

Vlsi Introduction and Mos Inverters

Uploaded by

Balmukund Mishra
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd

Subject: VLSI DESIGN

Topic: Brief Introduction to VLSI


DESIGN
- BY [Link] PRASANTH

N C CHANDU PRASANTH YOUTUBE CHANNEL


CONTENTS

1. Introduction to VLSI
2. IC Fabrication Process
3. Different IC Technologies
4. MOS Transistor- Types- Modes
5. MOS Transistor as Switches

N C CHANDU PRASANTH YOUTUBE CHANNEL


N C CHANDU PRASANTH YOUTUBE CHANNEL
N C CHANDU PRASANTH YOUTUBE CHANNEL
1. INTRODUCTION
 VLSI-Very Large scale Integration
 It is the process of designing, verifying, fabricating and testing of a
VLSI IC or CHIP
 VLSI had offered new opportunity to design circuits which were not
possible before with old circuits.
 PLD’S and Electronic Design Automation Tools have added many
advancements in VLSI Design.
 The concept of IC was conceived and demonstrated by JACK KILBY
of TEXAS INSTRUMENTS at Dallas of USA in the year 1958

N C CHANDU PRASANTH YOUTUBE CHANNEL


History
The integrated circuit or IC was put forth by Jack Kilby
at Texas Instruments
Moore's law

In the year 1965 Gordon Moore Intel Co-Founder and Chairman


predicted that transistors would continue to shrink , allowing :

-- Doubled transistors density every 18-24 months

-- Doubled performance every 18-24 months

The period often quoted as "18 months


2. IC Fabrication Process

 Oxidation: Oxidation is a process which converts silicon on the


wafer into silicon dioxide
 Etching: Etching is used to remove material selectively in order to
create patterns
 Diffusion: Doping is done by diffusion.

N C CHANDU PRASANTH YOUTUBE CHANNEL


 Photolithography: Selective Removal of oxide is done through
this.
 In this Process entire surface of oxide layer is coated with
photoresist. It is exposed to UV Rays. The region of photoresist that
is exposed to UV Radiation becomes soft and can be removed easily
.

N C CHANDU PRASANTH YOUTUBE CHANNEL


N C CHANDU PRASANTH YOUTUBE CHANNEL
 Epitaxy: The Process of growing another single crystal on the top of
substrate is known as epitaxy.
 Metallization: it is to interconnect various components to form
desired IC. It is used to provide internal and external connections.

N C CHANDU PRASANTH YOUTUBE CHANNEL


3. IC Technologies
 Bi-Polar- TTL,ECL
 MOS TECHNOLOGY CMOS-N-MOS, P-MOS
 Bi-CMOS( CMOS+ BJT FANOUT INCREASE)
 GaAS
 SiGe
Note: CMOS Fabrication: P-Well, N-Well, Twin-Tub, SOI

N C CHANDU PRASANTH YOUTUBE CHANNEL


CMOS VS BI-CMOS

CMOS BI-CMOS
Low Static Power High Static Power
Dissipation Dissipation
High Input Impedance Low Input Impedance
High Package Density Low Package Density
Low Output Drive Current High Output Drive Current
Bi- Directional Uni- Directional

N C CHANDU PRASANTH YOUTUBE CHANNEL


4. MOS TRANSISTORS

 Basically, there are two types of FET, they are JFET and MOSFET.
MOSFET stands for metal oxide semiconductor field effect
transistor, which is one of the most important devices used in
design and construction of integrated circuit for digital
computers.
 In the MOSFET, there is no direct electrical connection between the
gate terminal and the channel of the MOSFET which were present
in the JFET, this is due to the fact that MOSFET uses an
additional insulator layer of SiO2 which provides good
electrical isolation, this is the reason why the input impedance of
MOSFET is very high as compared to the JFET.
N C CHANDU PRASANTH YOUTUBE CHANNEL
N-MOS TRANSISTOR

INSULATOR, PROVIDES
HIGH INPUT IMPEDANCE

HEAVILY DOPED N-TYPE


IMPURITIES

N C CHANDU PRASANTH YOUTUBE CHANNEL


Symbols

N C CHANDU PRASANTH YOUTUBE CHANNEL


Modes of Operation

 Depletion Mode: In this mode MOS Transistor working as a closed


switch.
 pre-existing channel
 Enhancement Mode: In this mode MOS Transistor working as a
Open Switch
 No Pre-Existing Channel Available.

N C CHANDU PRASANTH YOUTUBE CHANNEL


N C CHANDU PRASANTH YOUTUBE CHANNEL
N C CHANDU PRASANTH YOUTUBE CHANNEL
N C CHANDU PRASANTH YOUTUBE CHANNEL
MOS TRANSISTOR AS SWITCHES

N C CHANDU PRASANTH YOUTUBE CHANNEL


Subject: VLSI DESIGN
Topic: BASIC ELECTRICAL
PROPERTIES
- BY [Link] PRASANTH

N C CHANDU PRASANTH YOUTUBE CHANNEL


BASIC ELECTRICAL PROPERTIES

1. IDS VS VDS REALTIONSHIPS


2. THRESHOLD VOLTAGE
3. TRANSCONDUCTANCE
4. OUTPUT CONDUCTANCE
5. CHANNEL LENGTH MODULATION
6. FIGURE OF MERIT
7. BODY EFFECT
8. PASS TRANSISTOR LOGIC

N C CHANDU PRASANTH YOUTUBE CHANNEL


1. IDS versus Voltage VDS
Relationships
 Non- Saturated Region:

N C CHANDU PRASANTH YOUTUBE CHANNEL


N C CHANDU PRASANTH YOUTUBE CHANNEL
N C CHANDU PRASANTH YOUTUBE CHANNEL
Saturation Region

N C CHANDU PRASANTH YOUTUBE CHANNEL


2. Threshold Voltage

 VGS required to accumulate sufficient [Link] mobile electrons in the


channel is called Vt.

N C CHANDU PRASANTH YOUTUBE CHANNEL


3. Transconductance

N C CHANDU PRASANTH YOUTUBE CHANNEL


4. O/P conductance

N C CHANDU PRASANTH YOUTUBE CHANNEL


5. Channel Length Modulation

 Channel length of Mosfet is changed due to change in drain to


source voltage. This effect is called channel length modulation.

N C CHANDU PRASANTH YOUTUBE CHANNEL


6. Figure of Merit

 It is a quantity used to characterize the performance of a


device comparative to other devices of similar kind.
 Figure of merit is defined as: ωo = gm/Cg
 Where gm is Trans conductance. Cg is gate capacitance.
 ωo = (μ/L2) (Vgs-Vt) = 1/ τsd … A fast ckt requires high gm, From
equation, switching speed depends on
 a) Carrier mobility b) Gate voltage (above threshold) c) Inversely
on square of channel length.

N C CHANDU PRASANTH YOUTUBE CHANNEL


7. Body Effect

 Vsb as observed vertically upwards Vsb1=0 and


Vsb2=[Link] means that Vsb2 and Vsb1 are not same.
This variation of Vsb causes variation in threshold
voltage. i.e., Vt2>[Link] Variation of Vt due to
source to substrate voltage is called Body Effect.
 Summary of Body Effect
 • As Vsb increases threshold voltage VT increases.
 • Can cause a degradation in circuit performance

N C CHANDU PRASANTH YOUTUBE CHANNEL


8. Pass Transistor Logic

 Pass characteristics:
 passing of voltage from drain ( or source)to source( or drain ) when device is ON
(via gate voltage)

N C CHANDU PRASANTH YOUTUBE CHANNEL


N C CHANDU PRASANTH YOUTUBE CHANNEL
Subject: VLSI DESIGN
Topic: MOS INVERTERS AND THEIR
CONFIGURATIONS
- BY [Link] PRASANTH

N C CHANDU PRASANTH YOUTUBE CHANNEL


NMOS Inverter
 Vin=0N1Open Circuit, VOUT=Vdd
 Vin=1N2Shortcircuit,VOUT=0 RESTITIVE
 N2
Vin=Vdd/2 N1,N2Saturation LOAD
 If Vout=Vin then meeting point of
Input and output is Vinv.
 Vin=Vout=Vinv=0.5Vdd
N1

N C CHANDU PRASANTH YOUTUBE CHANNEL


Output Characteristics

N C CHANDU PRASANTH YOUTUBE CHANNEL


NMOS PMOS Vout

Region-1 OFF- ON-LINEAR Vdd/2


CUTOFF
Region-2 SATURATI NON- > VDD/2
ON SATURATION

Region-3 SATURATI SATURATION 0


ON
Region-4 LINEAR SATURATION <VDD/2
Region-5 LINEAR CUTOFF 0

N C CHANDU PRASANTH YOUTUBE CHANNEL


N C CHANDU PRASANTH YOUTUBE CHANNEL
Characteristics

N C CHANDU PRASANTH YOUTUBE CHANNEL


BI_CMOS INVERTER

No discharge
path for base
current when
BJT IS IN OFF
CONDITION.

N C CHANDU PRASANTH YOUTUBE CHANNEL


DESCRIPTION

N C CHANDU PRASANTH YOUTUBE CHANNEL


Improved BI_CMOS INVERTER

N C CHANDU PRASANTH YOUTUBE CHANNEL


DESCRIPTION

N C CHANDU PRASANTH YOUTUBE CHANNEL


DETERMINATION OF PULL UP TO PULL DOWN RATIO
OF AN INVERTER DRIVEN BY ANOTHER INVERTER

N C CHANDU PRASANTH YOUTUBE CHANNEL


N C CHANDU PRASANTH YOUTUBE CHANNEL
N C CHANDU PRASANTH YOUTUBE CHANNEL
Pull -Up to Pull-Down ratio for an nMOS
Inverter driven through one or more Pass
Transistors

N C CHANDU PRASANTH YOUTUBE CHANNEL


ALTERNATE FORMS OF PULL UP LOADS
1. Load resistance RL :

N C CHANDU PRASANTH YOUTUBE CHANNEL


2.
nMOS depletion mode transistor pull-up

N C CHANDU PRASANTH YOUTUBE CHANNEL


nMOS enhancement mode pull-up:

N C CHANDU PRASANTH YOUTUBE CHANNEL


Complementary transistor pull-up
(CMOS) :

N C CHANDU PRASANTH YOUTUBE CHANNEL

You might also like